D&R SOI (Silicon on Insulator) Corner - What is SOI ?

	Feedback \| D&R Products \| Site Map \| Register \| MyD&R

DESIGN ARTICLES

Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore

What is SOI ? | Why SOI ? | Applications |

What is SOI ?

TEAM WITH AN EXPERT IN SOI PROCESS AND DESIGN TO GET THE MAXIMUM BENEFITS OF THE SOI TECHNOLOGIES. CLICK HERE TO KNOW MORE ...

Thin-film SOI: Tsi < 0.5µm Partially-depleted transistors (PD)	Ultra-thin film SOI: Tsi < 50nm Fully-depleted transistors (FD)

PD Transistor	FD transistor

Printer-Friendly Page