Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Multimedia IP Journal Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Events Calendar Webcasts / Podcasts Online Bookstore
Design And ReuseDesign And ReuseDesign And Reuse


View webcasts from the 2004 IP/SoC Conference:
  • KEYNOTE TALK: "Platform ASICs & Serial interconnects - Way of the future" from Harmel Sangha, Director, CoreWare IP Marketing - LSI Logic
  • KEYNOTE TALK: "What is or should be D&R role in the IP business" from Gabriele Saucier - Design And Reuse
  • PANEL: "IP Business Models: Where is the value in IP?" brought to you byMentor Graphics
  • PANEL: "What's the State of Verification IP ?" brought to you by HDL Design House

    Powerpoint presentations of the other speakers are also available



  • Bill,

    1. Welcome to our new Partners

    Time maybe to remind to all our community what a D&R partner is. A D&R partner is expected to share a common vision on the importance of Intellectual property in a broad sense in an a Electronic System.  The partners can be IP provider, ASIC or System designers, ASIC or ASSP vendors, IDMs, Foundries, System houses, EDA vendors all sharing a common interest in  IP based design.

    A large proportion of D&R partners are willing  to see their products or services published on D&R portal and to get business out of it while some others are interested only in  publishing  some items within their intranet and install Intellectual Property saving and sharing within their companies  

    Based on this broad vision D&R is glad to expand and consolidate this community around the "Intellectual property  in Electronic design"

    This month we would in particular welcome our Preferred Partner of the month: Synopsys Inc.

    A D&R Preferred Partner is a partner for whom D&R holds a private resource catalog holding at any time provider controlled data and creating the best communication channels  with the customers.  Such catalogs can be hosted in client intranet. It may  hold confidential data and can be extended  to support intranet file delivery. Congratulations to Synopsys Inc.

    Welcome to our new partners :

    Welcome to our loyal partners who renewed their partnership agreement:


    2. Hot actions on System and Platform Level

    D&R attention on a system level view in the IP/SoC is hot and two main actions can be out pointed.

    First the ESL hot corner focusing on Electronic System Level is maintaining hot attention on high level specification in the SoC field and D&R joins its efforts with Coware for promoting the ESL Now campaign.

    Second D&R is putting more and more efforts in publishing on its website IP based solutions and not individual IPs only. This is important for all of you who are  Solution vendor, whatever you are technology captive or not. After having focused on IP based  technology centric solution (Structured ASIC, Asic and ASSP  as well as programmable device), we will now put more efforts in publicizing fabless solutions and new hot corners will certainly become active soon. Please give a look to the Design platform section and help us to improve over time. All your inputs are welcome.

    3. The Spirit initiative

    It is part of D&R mission to give attention and forward information about standard initiative in the IP/SoC world. Similarly  to VSIA initiatives, D&R follows now carefully the Spirit  initiative. D&R offers its assistance and technology for adding in catalogs and reuse stations the Spirit interface model. For those who are not aware, the Spirit standard  proposal intends to propose an IP interface model (XML scheme) which enables automated IP integration using the IP based platforms of the 3 main EDA vendors (Synopys Mentor and Cadence).

    D&R offers you to add this model in your catalog without pain, to modify and update it. Contact  us if your wish to study, and support such an extension in your IP catalog.

    4. IP/SoC 05 - December 7-8, 2005 - Grenoble, France

    IP SOC 2005 This event is perceived as really the unique event focusing specifically on the IP based design  paradigm. Attendees enjoyed a lively, exciting exchange  forum where you really have a chance to meet the providers and the users for  addressing  the key issues in this field. The audience is perfectly balanced over the continents. The panels are real panels where ideas and perspectives are shared among a highly valuable audience :You have to join..

    Keynote talks are already announced from major players ranging from the foundry contribution to Star IPs providers and hot panels under preparation. If you wish to propose a panel or participate to one please react now…

    And last but not least the exhibition is close to be booked. So if not done, book your slot now…

    Best regards

    Gabriele Saucier