Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


3-D Stacking Reaches New Heights : Tachyon Semiconductor Creates Four-Wafer Stack


Related News

Related

Breaking News

Most Popular (Updated Daily)

Naperville, IL - February 7, 2003 - The semiconductor industry has reached a new milestone with the creation of a 3-D silicon structure built of four silicon wafers.  Tachyon Semiconductor Corporation, which created the four-wafer stack in August of 2002, believes it to be the very first multi-wafer stack ever achieved.  Previous stacking announcements (by Tachyon and others) have described the bonding of only two silicon wafers.

Wafer stacking is of great interest to semiconductor manufacturers, who hope to build fast, dense multi-layer devices by using wafer stacks.  In addition to speed and density, 3-D silicon devices promise lower power consumption and higher optimization than 2-D chips.

The ground-breaking four-wafer stack was created to test stress management parameters, the integrity of multiple interfaces, the results of ultra-thinning, and the mechanical dicing process that will cut wafer stacks into stacked chips.  Variable bonding surfaces were incorporated in order to investigate several engineering issues, and voids were deliberately introduced to test a non-destructive void detection and calibration technique.  The results of the tests, Tachyon says, amply confirmed the viability of their stacking process and demonstrated the potential to incorporate virtually any number of layers.

Tachyon's unique stacking process uses copper-to-copper thermal diffusion to bond standard silicon wafers without introducing any adhesives or dielectric materials.  After the first two wafers are bonded, the top wafer is thinned to 5 microns; additional wafers are bonded and thinned in turn.  The extreme thinning facilitates through-wafer electrical connections and heat dissipation; it also ensures that future multi-layer devices will fit into standard packaging.

Tachyon Semiconductor Corporation is a privately held fabless semiconductor and engineering design services company that has developed significant intellectual property concerning stacked memory and stacked SOC (System-On-a-Chip) integrated circuits.  To learn more about Tachyon's technology, visit www.tachyonsemi.com on the World Wide Web.

# # #





   

Contact Tachyon Semiconductor Corp.

Fill out this form for contacting a Tachyon Semiconductor Corp. representative.

Your Name:
Your E-mail address:
Your Company address:
Your Phone Number:
Write your message:
   

 



E-mail This Article Printer-Friendly Page


<A HREF="http://www.design-reuse.com/banner/exit.php?id=445" target="_top"><IMG SRC="http://www.us.design-reuse.com/adserver/www/images/eureka_static.jpg" WIDTH=125 HEIGHT=125 BORDER=0></A>