Chartered signs deal with analog IP house Unive for SoC designs
Chartered signs deal with analog IP house Unive for SoC designs
By Semiconductor Business News
June 10, 2002 (5:27 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020610S0074
SINGAPORE -- Singapore's Chartered Semiconductor Manufacturing Pte. Ltd. today announced an agreement with analog IC intellectual property (IP) provider Unive Inc.--a move that would enable mixed-signal system-on-a-chip (SoC) designs. The non-exclusive agreement between the two companies initially covers Unive's LVDS, SSTL2 and USB 2.0 IP offerings targeted for devices using Chartered's 0.18-micron and 0.13-micron processes. It also provides the option to expand into other Unive IP offerings and Chartered manufacturing products, including 90-nm technologies. Companies pay an upfront fee and no royalties for design-in access. The Unive LVDS, SSTL2 and USB2.0 offerings are expected to be available for Chartered's 0.18-micron and 0.13-micron processes in the third quarter of 2002, according to Milpitas, Calif.-based Unive.
Related News
- Open-Silicon Integrates 25 Analog Bits IP Cores Into Complex ASIC and SoC Designs
- ARM, Chartered, IBM, Samsung, and Synopsys Collaborate to Deliver Vertically Optimized Solution for 32/28nm Mobile SoC Designs
- True Circuits Features New Line of 65nm PLL & DLL Intellectual Property for ASIC, FPGA and SoC Designs at Chartered Technology Forum 2006 - USA
- Microchip FPGAs Speed Intelligent Edge Designs and Reduce Development Cost and Risk with Tailored PolarFire® FPGA and SoC Solution Stacks
- Synopsys and TSMC Collaborate to Accelerate 2nm Innovation for Advanced SoC Design with Certified Digital and Analog Design Flows
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |