Poseidon Design Systems joins Altera Access Program
SAN JOSE, CALIF – June 03 , 2005 – Poseidon Design Systems today announced that it is a member of the Altera Commitment to Cooperative Engineering Solutions (ACCESS) Program, providing Altera customers the ability to perform system-level analysis, optimization and acceleration for designs utilizing Altera’s Nios II embedded processors.
Altera established the ACCESS Program to recognize the importance of supporting industry-leading design software. Through this program, Altera and its EDA partners collaborate closely to deliver a flexible yet seamless design flow for creating system-on-a-programmable-chip (SOPC) designs.
“Optimizing system-level performance begins with effective hardware and software partitioning,” said Jim Smith, Altera’s director of EDA vendor relations. “The Triton Tool suite provides Altera customers with a window into the operational efficiency of their FPGA-based system, and then generates an optimal combination of algorithmic processing functions, memory and interfaces to off-load the Nios II embedded processor.”
The Triton Tools environment augments existing design flows to optimize performance, power, and cost of processor-based architectures. Two tools comprise the Triton tool suite: Triton Tuner and Triton Builder. Triton Tuner gives Altera FPGA designers the ability to rapidly evaluate their architectures much earlier in the design effort, thus uncovering performance bottlenecks and eliminating costly architectural rework later in the project. Triton Builder enables designers to rapidly and predictability repartition the hardware and software, adding sophisticated hardware acceleration modules to accelerate algorithmic computation.
“Poseidon’s relationship with Altera has created great value for FPGA architects, both in terms of technology and economics,” said Ravi Janak, president and CEO of Poseidon.
“The growing popularity of the Nios II processor among Altera’s customers represents a tremendous opportunity for Poseidon,” said Farzad Zarrinfar, vice president of worldwide sales and marketing at Poseidon. “Our purpose in joining Altera’s ACCESS program is to ensure a seamless design flow with Altera’s tools to enable this large and growing community of high-performance FPGA designers to optimize their design for performance, cost, and power dissipation while shortening their time to market and revenue.”
About Poseidon Design Systems
Poseidon is an Electronic Design Automation company with offices in Atlanta, GA., San Jose, CA, and Bangalore, India. It was founded in July 2002 to provide products and services for modeling and designing processor-based SoCs. Poseidon's Electronic System Level tools allow users to rapidly analyze, optimize and accelerate a complete SoC system. For additional information about Poseidon Design Systems, visit www.poseidon-systems.com.
# # #
Note: All trademarks and registered trademarks are the property of their respective owners.
|
Related News
Breaking News
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |