MoSys Demonstrates Bandwidth Engine IC Interoperability with LSI SerDes
SANTA CLARA, Calif.-- February 15, 2012 -- MoSys (NASDAQ: MOSY - News), a provider of serial chip-to-chip communications solutions that deliver unparalleled bandwidth performance for next generation networking systems and advanced system-on-chip (SoC) designs, has successfully demonstrated interoperability of its Bandwidth Engine® IC with the SerDes characterization and evaluation board from LSI Corporation.
MoSys’ Bandwidth Engine SerDes is compatible with the OIF CEI-11G specification, allowing it to interface with OIF compliant transceivers, such as those available from LSI. The GigaChip™ Interface used by the Bandwidth Engine IC is a 90% efficient, no-cost, open transport protocol optimized for chip to chip communications. This demonstration shows the Bandwidth Engine IC communicating with LSI 15G SerDes test vehicle silicon at 10.3125Gbps using a PRBS31 pattern.
“LSI is well-known as one of the world’s leading providers of high-performance communication processors and custom silicon solutions and is renowned for its serial high-speed interface technology. Having interoperability between our Bandwidth Engine and high performance SerDes designed by LSI is an important milestone for future opportunities,” stated David DeMaria, Vice President of Business Operations for MoSys.
“Next generation data center and mobile infrastructure applications require ever increasing memory content and bandwidth to keep up with end user data,” stated Harold Gomard, LSI SerDes Product Manager. “Interoperability between MoSys' Bandwidth Engine and LSI SerDes technology enables our customers to realize a lower risk and faster time to market solution.”
About LSI
LSI Corporation (NYSE: LSI - News) designs semiconductors and software that accelerate storage and networking in datacenters and mobile networks. Our technology is the intelligence critical to enhanced application performance. The company applies its technology in solutions created in collaboration with our partners. More information is available at www.lsi.com.
About MoSys, Inc.
MoSys, Inc. (NASDAQ: MOSY - News) is a provider of high-performance networking memory solutions and high-speed, multi-protocol serial interface intellectual property (SerDes IP). MoSys' leading edge Bandwidth Engine® ICs combine the company's patented 1T-SRAM® high-density memory with its SerDes IP and are initially targeted at providing breakthroughs in bandwidth and access performance in next generation networking systems. MoSys’ SerDes IP and DDR3 PHYs support a wide range of data rates across a variety of standards, while its 1T-SRAM memory cores provide a combination of high-density, low-power consumption, high-speed and low cost advantages for high-performance applications. MoSys is headquartered in Santa Clara, California. More information is available on MoSys' website at www.mosys.com.
|
Related News
- MoSys Demonstrates Bandwidth Engine IC Interoperability with Avago Technologies SerDes
- MoSys Demonstrates 15.625G Bandwidth Engine SerDes Interoperability with Xilinx's Kintex UltraScale FPGA at OFC 2014
- MoSys Demonstrates Interoperability of its Bandwidth Engine(R) IC at DesignCon 2012
- MoSys Unveils New Bandwidth Engine IC with On-Board Macro Functions for 400G Network Equipment
- MoSys Announces Second Generation Bandwidth Engine IC Delivering up to 384 Gbps Throughput in a Single Device
Breaking News
- Arm revenues up 47%; shares fall
- Sondrel awarded new Video Processor ASIC design and supply contract for a leading provider of High-Performance Video systems
- X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
- Softbank reported to be in talks to buy Graphcore
- VESA Elevates PC and Laptop HDR Display Performance with Updated DisplayHDR Specification
Most Popular
- Synopsys Enters Definitive Agreement to Sell its Software Integrity Business to Clearlake Capital and Francisco Partners
- Fabless semiconductor startup Mindgrove launches India's first indigenously designed commercial high-performance MCU chip
- sureCore announces successful tape-out of cryogenic IP demonstrator
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
- Announcing Availability of Silicon-Proven 12bit 1Msps SAR ADC IP Core for Whitebox Licensing with Royalty Free
E-mail This Article | Printer-Friendly Page |