Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Multimedia IP Journal Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Events Calendar Webcasts / Podcasts Online Bookstore


SoC cost, complexity driving IP collaboration


Breaking News

Most Popular (Updated Daily)

George Leopold, EE Times
(04/15/2008 4:50 PM EDT)
 
SAN JOSE, Calif. — Growing complexity and the staggering costs associated with designing systems-on-chip are forcing companies to seek collaboration on a variety of intellectual property issues.  Chip industry executives and IP vendors speaking at a IP symposium here on Tuesday (April 15) agreed that greater collaboration is needed on issues like design reuse and standards.

The key drivers are complex designs that are gradually moving to 45-nm feature sizes and skyrocketing costs associated with chip design and generating internal IP. Company engineers estimated the cost of some SoC designs has soared to $100 million per device.

"We need intense innovation in the IP industry [and] intense collaboration," said Gadi Singer, vice president of Intel Corp.'s SoC Enabling Group.

Chip makers are coping with skyrocketing R&D costs by seeking more IP partners. At the same time, they want to expand their IP licensing business to recoup some of their R&D investment. But some experts said greater collaboration is stymied by the poor quality of some IP blocks and fragmented industry standards.

"Only a small number [of IP providers are] viable and have the deep pockets needed to provide quality," said Peter Hirt, manager of IP procurement and partnerships at STMicroelectronics. Maintaining quality is a challenge, and the quality of IP providers "is not there beyond the top tier of companies," Hirt said.
 

Click here to read more ...





E-mail This Article Printer-Friendly Page



list: -1215298719.18 seconds
detail: 0.000885963439941 seconds
prov: 0.00153303146362 seconds
end_new