Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


Dolphin Integration announces an ultra High Density library in shrunk processes.


Related News

Related

Dolphin Integration Hot IPs

Breaking News

Most Popular (Updated Daily)

Meylan, France --April 07, 2008  - Cost reduction in mature technological processes requires that IP providers take divergent paths: high density with the main set of design rules is a must, but support also of shrinkable rules is required.

Dolphin Integration's standard cell library SESAME uHDvLC is already known for its cost reduction capability in the standard processes 0.18 and 0.13 µm. Its ultra High Density enables silicon costs reduction and its very Low Power offers the possibility to reduce packaging costs.
SoC designers can now benefit from the availability of SESAME uHDvLC in shrunk processes such as 0.16 µm, 0.152 µm and 0.11 µm.

For more information:
http://www.dolphin.fr/flip/sesame/018/sesame_018_uHDvLC.html

A free “Evaluation Tutorial” is provided with each evaluation kit for a smooth and fast discovery.




   

Contact Dolphin Integration

Fill out this form for contacting a Dolphin Integration representative.

Your Name:
Your E-mail address:
Your Company address:
Your Phone Number:
Write your message:
   

 



E-mail This Article Printer-Friendly Page