Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


OCP-IP Unveils CoreCreator II


Related News

Related

Breaking News

Most Popular (Updated Daily)

PORTLAND, Ore. -- March 04, 2008 -- Open Core Protocol International Partnership (OCP-IP) today announced the availability of CoreCreator™ II. CoreCreator II features verification IP and command-line based tools for validating Open Core Protocol (OCP) implementations, reducing design time and risk, and enabling rapid time to market.

CoreCreator II allows users to verify, debug, and analyze OCP Cores and OCP-based Systems. It is comprised of two fundamental component parts: first, Synopsys DesignWare® verification IP provides OCP master and slave transactors that generate and respond to all types of OCP 2.2 transactions, and a simulation monitor that provides coverage reports of the functional coverage groups defined in the Protocol Compliance section of the OCP Specification. Second, Sonics’ performance analyzer (ocpperf2) and disassembler (ocpdis2) measure interface performance and help view the behavior of the OCP traffic. Both component parts are configurable to support the wide range of OCP 2.2 interface options.

The new version is compatible with traditional Verilog and VHDL testbench environments to create directed tests for OCP designs. Synopsys DesignWare verification IP within CoreCreator II adds support for advanced verification methodologies as described in the Verification Methodology Manual for SystemVerilog to enable its use in constrained-random verification environments.

CoreCreator II includes support for the existing CoreCreator BFM Verilog task interface allowing members to transition testbenches to the new verification IP with minimal changes to their testbench code.

OCP-IP members receive free training and support, software tools, including CoreCreator, enabling them to focus on the challenges of SoC design. Leveraging OCP-IP’s infrastructure eliminates the need to internally design, document, train and evolve a proprietary standard and accompanying support tools, freeing up critical resources for the real design work, while providing enormous cost savings.

Availability

Members can now request copies of CoreCreator II as part of the benefits of their membership agreement by visiting the OCP-IP website at www.ocpip.org.

About OCP-IP

The OCP International Partnership Association, Inc. (OCP-IP), formed in 2001, promotes and supports the Open Core Protocol (OCP) as the complete socket standard ensuring rapid creation and integration of interoperable virtual components. OCP-IP's Governing Steering Committee participants include: Nokia (NYSE:NOK), Sonics Inc., Synopsys [SNPS], Texas Instruments (NYSE:TXN), and Toshiba Semiconductor Group (including Toshiba America TAEC). OCP-IP is a non-profit corporation delivering the first fully supported, openly licensed, core-centric protocol comprehensively fulfilling system-level integration requirements. The OCP facilitates IP core reusability and reduces design time, risk, and manufacturing costs for SoC designs. For additional background and membership information, visit www.ocpip.org.



   

Contact OCP-IP

Fill out this form for contacting a OCP-IP representative.

Your Name:
Your E-mail address:
Your Company address:
Your Phone Number:
Write your message:
   

 



E-mail This Article Printer-Friendly Page



list: -1224102699.71 seconds
detail: 0.000253915786743 seconds
prov: 0.000348806381226 seconds
end_new