Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


Lightspeed Logic Ceases Operations -- Licenses Technologies and Patent Rights


Related News

Related

Breaking News

Most Popular (Updated Daily)

Lightspeed Logic's Mask Reconfigurable Logic as Well as Its DesignBuilder EDA Tool and Other Technologies Are Made Available

SANTA CLARA, CA-- February 25, 2008 -- Lightspeed Logic, Inc., the leading provider of mask reconfigurable logic IP, today announced that it ceased development operations on February 22, 2008. Lightspeed Logic provided mask reconfigurable logic IP and I/Os as well its patented AutoTest® architecture and its timing-driven DesignBuilder EDA tool which enabled the industry's densest and highest performance reconfigurable logic solution.

Lightspeed Logic is best known for its standard cell based mask reconfigurable architecture which provides faster time-to-market, lower NRE and increased flexibility in ICs by allowing portions of a platform chip design to be wholly changed by altering a few masks in the manufacturing process, thereby enabling an entire product family with the development cost of one platform device. The logic has been instantiated by customers in 150nm, 90nm, 65nm and 45nm. This logic architecture is immediately available for non-exclusive license.

Lightspeed Logic was able to provide the densest and highest performance in its logic IP due to both the logic architecture and due to their DesignBuilder EDA tool. DesignBuilder is a timing driven mapper/placer which also performs clock-tree synthesis and buffering. DesignBuilder packs higher density and optimizes critical path at far greater efficiency than other tools available on the market for the fixed logic architecture domain. Lightspeed Logic is licensing the non-exclusive rights to the DesignBuilder source code.

"Our IP and the DesignBuilder tool have been well-received by our customers. These customers have the vision to use reconfigurable logic to address the high costs of chip development in nanometer technologies. The challenges only get tougher at 45nm, 32nm and beyond," said Dave Holt, President and CEO of Lightspeed Logic. "We have had a talented and dedicated engineering team at Lightspeed Logic who delivered this best-in-class technology. We greatly regret this outcome for our customers, shareholders and our employees."

Lightspeed Logic is offering licenses for the following:

  • Mask reconfigurable logic architecture
  • DesignBuilder source code
  • AutoTest, an ATPG technology where the test routes are already present in the chip prior to regular place & route and where all of the RTL is tested, even clocks. The test pattern generation is automatic.
  • Mask reconfigurable I/O
  • Rights to its patent portfolio



   

Contact Lightspeed Logic

Fill out this form for contacting a Lightspeed Logic representative.

Your Name:
Your E-mail address:
Your Company address:
Your Phone Number:
Write your message:
   

 



E-mail This Article Printer-Friendly Page



list: -1223987843.36 seconds
detail: 0.000244855880737 seconds
prov: 0.000334024429321 seconds
end_new