Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


R-Interface joins the Xilinx Alliance Program bringing high speed LDPC decoder solutions


Related News

Related

R-Interface Hot IPs

Breaking News

Most Popular (Updated Daily)

Marseille, France -- February 19th  R-Interface announced that it has joined the Xilinx(R) Alliance Program. The Company also announced the availability of a new LDPC (Low Density Parity check) platform IP core optimized for Xilinx® 65nm Virtex™ FPGA and low-cost Spartan™ FPGA families.

The Xilinx Alliance Program is composed of companies with the best available technologies in the areas of IP cores, EDA, DSP, and embedded development tools, as well as design services, board-level products, integrated circuits, and electronic components. Participating companies provide optimized products and services that contribute to a broad selection of industry-standard solutions dedicated for use with Xilinx FPGAs.

R-Interface is a leading provider of Wireless IP and design service for digital system communications in Telecom, Broadcast and Military/Space markets. The new LDPC platform IP powers a family of fully standard and proprietary LDPC solutions such as WiMAX mobile, WiFi-11n, DVB-S2/T2, DTMB and Power Line Communication.

"R-Interface LDPC IPs have been designed to optimized silicon resources by keeping very high level of performance. It’s a proven technology backed by extensive testing and successful deployment in the field" said Nicolas Fau, CEO at R-Interface. "Our IP cores are designed with  R-Interface's deep experience in complex communication systems and FPGA/ASIC design flow. That allows our customers to deliver optimized, reliable and high performance solutions with reduced time to market" added Guy Lecurieux Lafayette CMO at R-Interface.

The first member of the LDPC family is fully compliant with the widely adopted WiMAX Mobile ( 802.16e) standard. Thanks to its modular Processing Module (PM) approach and its advanced memory management, it can achieve leading-edge performance, with up to 1Gbit/s possible in the smallest possible gates count. The LDPC IP core is available as VHDL source code or FPGA Netlist, with full documentation, user guide, test benches, SystemC models.

“We welcome the collaboration with R-Interface through our Alliance Program.  R-Interface’s experience in wireless communication systems allowed them to create a set of compelling LDPC solutions optimized for Xilinx high performance VirtexÔ-5 and low-cost SpartanÔ-3  FPGA families, allowing customers to easily exploit the advantages of LDPC in their products”, said Mark Quartermain, Wireless Baseband Marketing Manager for the Processing Solutions Group at Xilinx.

For more information on R-Interface LDPC IP core features, specifications, and benefits, visit www.R-Interface.com

About R-Interface

R-Interface is a leading technology provider of wireless IP and design services for digital systems communication addressing the Telecom, Broadcast and Military markets,

R-Interface delivers a wide range of base-band solutions to implement modem functionalities of existing and future wireless transmission systems such as  WiMAX, WiFi, DVB, LTE.




   

Contact R-Interface

Fill out this form for contacting a R-Interface representative.

Your Name:
Your E-mail address:
Your Company address:
Your Phone Number:
Write your message:
   

 



E-mail This Article Printer-Friendly Page



list: -1224188327.39 seconds
detail: 0.000247001647949 seconds
prov: 0.00033712387085 seconds
end_new