Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Multimedia IP Journal Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Events Calendar Webcasts / Podcasts Online Bookstore


Foundry model under stress


Breaking News

Most Popular (Updated Daily)

Mark LaPedus, EE Times
(01/15/2008 6:25 PM EST)
 
HALF MOON BAY, Calif. — After years of success, the silicon foundry model may be falling apart. Perhaps a better description is that there are growing cracks in the model. In fact, the semiconductor supply chain is headed towards a "collision course," as leading-edge foundries are falling behind Moore's Law and find themselves stretched too thin, according to analysts.

The "collision course" could result in shortages of foundry capacity in the second half of 2008, said Bill McClean, president for IC Insights Inc., at the Industry Strategy Symposium (ISS) here.

Click here to read more ...





E-mail This Article Printer-Friendly Page



list: -1215186706.41 seconds
detail: 0.000847101211548 seconds
prov: 0.0015971660614 seconds
end_new