Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Multimedia IP Journal Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Events Calendar Webcasts / Podcasts Online Bookstore
OCP-IP Update:
April, 2008

Throughout the past quarter, OCP-IP has continued its commitment to leadership and an ongoing expansion of its global presence by sponsoring several industry events, including EDAC’s annual CEO Forecast and ECSI’s System Debug Workshop, which was held in conjunction with DATE ‘08. OCP-IP will be sponsoring this same System Debug Workshop at DAC, as well as the second annual OCP Technology Forum in Yokohama, Japan, scheduled for May 29, 2008. Be sure to check the OCP-IP Web site for more event details as they become available. Every year around DATE, OCP-IP allows members to post product presentations highlighting their use and support of OCP on our Web site. For the past several years these presentations have been, and continue to be, one of the most highly visited areas of the site. This year’s round of presentations are contributed by companies including AerieLogic, Cadence, CoWare, Jeda Technologies, Mercury Computing Systems, Synopsys, Yogitech, and VaST Systems, as well as from the OCP-IP Debug and Network-on-Chip Benchmarking Working Groups. We are pleased to announce that the 2008 OCP-IP DATE partner presentations are now available free, at www.ocpip.org/pressroom/schedule/speaking/papers_presentations/.
 
On the technical front, the OCP-IP Debug Specification has completed Member Review and was formally announced at ECSI’s System Debug Workshop. The specification details an approach to a standardized OCP-bus compliant debug interface. The solution, an optional OCP port, implements a debug interface socket that can be added to all cores and IP blocks. To download your copy of this specification, please see www.ocpip.org/socket/ocpspec/.
 
The OCP-IP Governing Steering Committee (GSC) has recently approved the formation of a working group focused in the area of Metadata. The aim of this working group (“MDWG”) is to enhance Metadata schemes to ensure they accurately and effectively represent and capture all of the valuable information available from the OCP interface. If you would like to participate in this, or any, of OCP-IP’s Working Groups, we invite you to immediately contact admin@ocpip.org.
 
The work of OCP-IP’s System Level Design Working Group in the area of TLMs and standardization was featured in a recent story on Virtual Prototyping by CMP’s Rick Merrit (www.ocpip.org/pressroom/articles/Recently_Published_Articles/). Lastly, I recently had the pleasure of participating in a roundtable discussion on the issue of design standards. The discussion was hosted by Peggy Aycinena of EDA Weekly and featured representation from various companies and standards bodies including: IEEE, SPIRIT, Mentor, and IP Extreme. Based on this recent discussion, I am pleased to say that there appears to be a growing consensus and optimism about EDA standards, which is good news for everyone involved in the industry!”

Sincerely,
Ian Mackintosh
OCP-IP Chairman and President