Design Reuse Feedback | D&R Products | Site Map | Register | MyD&R
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore
Home/Introduction Pratical Information Conference Program
Exhibition Program Committee Best IP Awards 2007

Keynote Talk: IP website as a catalyst of IP industry (Dec. 5, 12:10-12:30)
By Gabričle Saucier, CEO
Design and Reuse


Biography:

Gabriele Saucier got her PHD at the university of Grenoble where she was a professor and was heading a research lab on Integrated System Design .She conducted about 100 PHDs and published more than 350 papers in the Design and EDA field.

She is a IEEE fellow for her contributions in synthesis ,test generation an fault tolerance. Leaving her university career, she founded in the nineties a synthesis company IST (for innovative Synthesis Technologies) mainly dedicated to FPGA synthesis and in 97 Design and Reuse dedicated to IP Based design. She launched 2 successful conferences namely Euroasic and IP/SoC.