Design Reuse Feedback | D&R Products | Site Map | Register | MyD&R
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore
Home/Introduction
Program Committee
Exhibition
Conference Program
Pratical Information
Training & Tutorials

"Verification" Session

Moderated by Steve Leibson, Tensilica
Dec. 7 2006 - 9:45-10:45
  • "USB2 PHY Verification" by Hugo Cavalcanti & Gary Miller from Freescale Semiconductor

  • "A New Methodology for Hardware Software Co-verification" by Venkata Giri Kumar, Manoj Ariyamparambath & Bashuman Deb from Synopsys (India) Pvt Ltd

  • "Development of Verification Environment for Layered Protocol using SystemVerilog" by Ganesh Dekate from Infineon Technologies