Design Reuse Feedback | D&R Products | Site Map | Register | MyD&R
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore
Home/Introduction
Program Committee
Exhibition
Conference Program
Pratical Information
Training & Tutorials

"Validation - Test" Session

Moderated by Alain Greiner, University of Paris 6
Dec. 7, 2006 - 8:15-9:30
  • "High Density FPGA Package BIST Technique" by Douglas Goodman, James Hofmeister & Justin Judkins from Ridgetop Group Inc.

  • "A Python based SoC Validation and Test Environment" by Nicolas Tribie & Olivier Fargant from Wipro-Newlogic

  • "Remote Testing and Diagnosis of System-on-Chips using Network Management Frameworks" by Oussama Laouamri & Chouki Aktouf from DeFacTo Technologies

  • "Re-Use of Unit level verification framework" by Aniruddha Baljekar from NXP Semiconductors