Design Reuse Feedback | D&R Products | Site Map | Register | MyD&R
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore
Home/Introduction
Program Committee
Exhibition
Conference Program
Pratical Information
Training & Tutorials

"Network on Chip" Session

Moderated by Huy Nam Nguyen, Bull
Dec. 7 2006 - 8:15-9:30
  • "A Heuristic Energy Aware Application Mapping algorithm for Network on Chip" by Armin Mehran from Iran Telecom Research Center/Azad University, Science & Research Campus & Ahmad Khademzadeh from Iran Telecom Research Center & ALi Afzali Kousha from ECE department of Tehran University Babak Shirpour from Azad University, Science & Re

  • "A Central Caching Network-on-chip Communication Architecture Design" by Nan Wang, Sanusi Azeez & Magdy A. Bayoumi from University of Louisiana at Lafayette

  • "Synthesizable Switching Logic for Network-on-Chip Designs on 90nm Technologies" by Tapani Ahonen & Jari Nurmi from Tampere University of Technology

  • "GA based Intelligent Packet Routing to support QoS in MANET" by Sonal Popat from ISTAR - S.P. University & Darshan Amrutia from ISTAR - S.P. University

  • "Methods of selection of structural and architectural organization of multicast switches" by Yury Sheynin & Ellin Suvorova from Saint-Petersburg University of Aerospace Instrumentation