Design Reuse Feedback | D&R Products | Site Map | Register | MyD&R
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Multimedia IP Journal Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore
Home/Introduction
Program Committee
Exhibition
Conference Program
Pratical Information
Training & Tutorials

"Mixed Signal IP" Session

Moderated by Marcello Coppola, STMicroelectronics
Dec. 6, 2006 - 15:15-16:45
  • "IP-based design for analogue ASICs : a case study" by Timothée Levi, Noëlle Lewis, Jean Tomas & Pascal Fouillat from IXL laboratory Best IP Prize Candidate

  • "Fully Digital Implemented Phase Locked Loop" by Michael Gude & Gerriet Mueller from Cologne Chip AG

  • "Deploying Mixed Signal IP - Is 'No Re-spin' Just Spin?" by Brendan Farley from Silicon & Software Systems Ltd (S3)

  • "System Level design automation of pipelined analog-to-Digital Converters" by Mohamed Saeed from SWS & Mohamed Dessouky from Mentor Graphics

  • "Fully Digital Implemented Delta-Sigma Analog to Digital Converter" by Michael Gude & Gerriet Mueller from Cologne Chip AG

  • "A Unified Analog Design and Process Framework for Efficient Modeling and Synthesis" by Firas Mohamed, Yoann Courant & Stephane Bergeon from InfiniScale