Design Reuse Feedback | D&R Products | Site Map | Register | MyD&R
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore
Home/Introduction
Program Committee
Exhibition
Conference Program
Pratical Information
Training & Tutorials

"High level / TLM" Session

Moderated by Chris Lennard, ARM
Dec. 7, 2006 - 13:30-14:35
  • "Distributed software behaviour analysis through the MPSoC design flow" by Julien Bernard from INRIA/MOAIS, Serge De Paoli from STMicroelectronics & Fabrice Salpetrier from IMAG/LSR

  • "Transaction Recording, Modeling and Extensions for SystemVerilog" by Rich Edelman, Mark Glasser, Chris Cotterel & Bill Cox from Mentor Graphics

  • "Increasing System-on-Chip reusability using Hardware Abstraction Layer" by Raghawendra Singh from BITS Pilani