Design Reuse Feedback | D&R Products | Site Map | Register | MyD&R
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore
Home/Introduction
Program Committee
Exhibition
Conference Program
Pratical Information
Training & Tutorials

"High level model and design Forum" Session

Moderated by Kathy Werner, Freescale
Dec. 7, 2006 - 11:15-12:30
  • "XML-Based Assertion Generation" by Wolfgang Ecker, Volkan Esen, Michael Hull, Thomas Steininger & Michael Velten from Infineon Technologies AG

  • "Accelerated IP Model Development" by Bill Neifert from Carbon Design Systems

  • "Design of a C library for the implementation of 3D graphics applications on a SoC" by Fabio Garzia, Claudio Brunelli, Juha Killiainen & Jari Nurmi from TUT

  • "System on Chip Development. How to put into practice a "Submit, Integrate, Test and Release" Methodology." by Felix Beniamin from ENOVIA MatrixOne