Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore
Home/Introduction
Program Committee
Exhibition
Conference Program
Pratical Information
Training & Tutorials

Design flow integration with IP-XACT from The SPIRIT Consortium : from proof point to industrial adoption

 
Moderated by:



Pierre Bricaud
Synopsys
Panelists:



Loic Le-Toumelin
SoC Development Methodology
Wireless Cellular Systems
Texas Instruments



Gabriele Saucier
Design And Reuse



Wolfgang Ecker
Principal Engineer
Infineon



Xavier Caron
Design Flow Engineer
ATMEL

The XML design meta-data specifications from The SPIRIT Consortium have been out in the industry now for two years. This year, The SPIRIT Consortium announced that their IP-XACT specification was complete for RTL design-flow integration and ready for IEEE standardization. With the ESL Extensions being developed, and the new Debug Working Group announced, IP-XACT proliferation is extending from RTL design through ESL and into SW environment configuration. There is enormous potential for IP-XACT as a single sematically verifiable exchange format for architectural description at all points in the multi-vendor IP and EDA design flow. It is now time to take stock: to look at the successes to date and to extrapolate into the most important areas to apply this mark-up technology in the future. This panel will be from the users side, talking about the benefits, issues and next-steps that can be taken in applying IP-XACT in their design flows. The presentations will cover aspects of their internal deployment, as well as talk about the support provided by the EDA and IP providers that they have partnered with.

<A HREF="http://www.design-reuse.com/banner/exit.php?id=445" target="_top"><IMG SRC="http://www.us.design-reuse.com/adserver/www/images/eureka_static.jpg" WIDTH=125 HEIGHT=125 BORDER=0></A>