Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore
Home/Introduction
Program Committee
Exhibition
Conference Program
Pratical Information
Training & Tutorials

Invited Talk

Investment opportunities in IP
by Jacques Benkoski, US Venture Partners

After many years marked by few stellar successes and a majority of moderate companies, the field of semiconductor IP seems finally ready for a broader expansion. The customer understanding of the value-add has improved, the business models have been stabilized and several quality companies are emerging. In this talk, we will examine the characteristics of the successfull businesses and highlight the pitfalls in which many of the predecessors have fallen. We will also look at the potential new areas for emerging IP startups as well as the opportunities in the semiconductor and IP infrastructure

Biography: Jacques Benkoski, PhD

A native of Belgium, Jacques joined USVP as an Entrepreneur in Residence in early 2005, after five years as CEO and President of Monterey Design Systems. Under Jacques' leadership and with the creation of an innovative business model, the company grew to $16 million annually. Jacques successfully led the acquisition and integration of Aristo Technology into Monterey Design, and raised five rounds of funding from venture, financial and corporate investors, including a private placement. Monterey Design was acquired by Synopsys (SNPS) in October 2004. Jacques currently serves as executive chairman of Synfora and Certess and advises several of USVP's portfolio companies such as Kilopass, ClearShape Technologies, LightSpeed and Ponte.

Fluent in English, French and Hebrew, Jacques was a researcher at IMEC in Leuven, Belgium and at IBM's Scientific Center in Haifa, Israel, both in the later 1980s. From 1989 to 1994, he was director of the Design Systems group at ST Microelectronics. He later founded and served as general manager of EurEPIC, Epic Design Systems' European subsidiary from 1994 - 1997 and participated in the company's IPO and subsequent acquisition by Synopsys. He then became vice president of European Strategic Sales at Synopsys from 1997 to 1998. Jacques holds a B.Sc in computer engineering from Technion Israel Institute of Technology, and an MS and Ph.D in computer engineering from Carnegie Mellon University and has written over 30 technical papers. He is currently a board director of the American Technion Societey and was a director of the EDA Consortium from 1999 through 2005.

<A HREF="http://www.design-reuse.com/banner/exit.php?id=445" target="_top"><IMG SRC="http://www.us.design-reuse.com/adserver/www/images/eureka_static.jpg" WIDTH=125 HEIGHT=125 BORDER=0></A>