Design Reuse Feedback | D&R Products | Site Map | Register | MyD&R
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore
Home/Introduction
Program Committee
Exhibition
Conference Program
Pratical Information
Training & Tutorials

Free Training - IP-XACT Technical Awareness Session by The SPIRIT Consortium

Tuesday 5 December, 2006 -- [14h00 - 16h00]

    

Host
Gary Delp,
LSI Logic,
Technical Director of The SPIRIT Consortium








Speakers
  • Chris Lennard, ARM, Vice-Chair of The SPIRIT Consortium
  • Gary Delp, LSI Logic, Technical Director of The SPIRIT Consortium
  • Jean-Michel Fernandez, Cadence, Chair of the ESL Working Group
Description

The IP-XACT Technical Awareness Session presented by The SPIRIT Consortium will provide a detailed technical overview of the IP-XACT specifications. This session will be of interest to engineers and engineering managers who are considering design-flow integration and IP encapsulation using IP-XACT. Attendees will gain a knowledge of the motivations, structures and methods of application for the IP-XACT specification in multi-vendor SoC design flows. The introduction of this session will outline the on-line facilities provided by The SPIRIT Consortium for the general community, reviewing members and contributing members to allow them to get engaged in the standard's deployment and development process. It will then walk through the architecture and key elements of the publically released IP-XACT specification and show how this can be applied to example design and verification IP. This will be followed by an update on the IP-XACT ESL extensions that are under development, including both interface abstraction and mixed-level simulation. This will include an overview of the Tight Generator Interface for environment-neutral generator creation. The audience will be given time to ask questions of the speakers at the end of the session.