Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore
Home/Introduction
Program Committee
Exhibition
Conference Program
Pratical Information
Training & Tutorials

Free Seminar – Next Generation IP based Collaborative Platform

Tuesday, 5 December 2006 -- [16h30 - 18h30]

Author
Gabrièle Saucier
CEO
Design And Reuse
    






SUMMARY

This seminar will present solutions on collaborative design among design engineers geographically decentralized and which work on heterogeneous design environments.

  • How to make Reuse and knowledge sharing happen in an enterprise.
  • IP Reuse Station, a D&R product combines a catalog station, IP XML packaging modules at designer team sites bridging automatically to design environments for extracting “XML File signature” up to Spirit compliant wrappers, delivery platforms acting as data hubs for optimized data exchange and finally a centralized repository storing and archiving under configuration control the reusable blocks.

  • How to organize a collaborative project among geographically distributed teams.
  • When several teams combine their efforts for decreasing Asic project time to market, your company must benefit from the best environment. Based on a decade of continuous research and development, D&R brings to you the worldwide best SoC collaboration platform.

    The innovative features are the support of an advanced hierarchical and customizable server based project Viewer, selective and optimized XML wrapped design data exchange as well a heterogeneous configuration control environments. Not only it is accepted that each team may have its own workspace based on its own configuration system server but also that different configuration tools are used by the different design teams. At the project level a configuration control module “unifies” the configuration control of major releases.

    AUTHOR BIO

    Gabriele Saucier got her PHD at the university of Grenoble where she was a professor and was heading a research lab on Integrated System Design. She conducted about 100 PHDs and published more than 350 papers in the Design and EDA field. She is a IEEE fellow for her contributions in synthesis, test generation an fault tolerance. Leaving her university career, she founded in the nineties a synthesis company IST (for innovative Synthesis Technologies) mainly dedicated to FPGA synthesis and in 97 Design and Reuse dedicated to IP Based design. She launched 2 successful conferences namely Euroasic and IP/SoC.