Design Reuse Feedback | D&R Products | Site Map | Register | MyD&R
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Multimedia IP Journal Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Events Calendar Webcasts / Podcasts Online Bookstore


          Home/Introduction
Conference Program
Program Comittee
Exhibition
Training
Pratical Information
Short Facts about IP/SoC 2004


"SPIRIT Adopters and Testimonials" Session

Moderated by: P. Bricaud, Synopsys
Dec. 8, 2005 - 8:15-10:00
  • "Getting the vision implemented : an update on SPIRIT Consortium progress" by Chris Lennard, Vice Chair SPIRIT Consortium

  • "65 nm SoC/IP Reuse design based on an emerging standard : SPIRIT" by Olivier Florent & Francois Remond, STMicroelectronics Grenoble France

  • "The SPIRIT standard and SoC Design Efficiency" by Ralph von Vignau , Philips Semiconductor

  • "Infineon's motivation to join SPIRIT" by Wolfgang ECKER

  • "LSI Logic’s motivation to join SPIRIT" by Dr Gary Delp

  • "Freescale’s motivation to join SPIRIT" by Kathy Werner