IP / SoC 2005 - Conference & Exhibition

	Feedback \| D&R Products \| Site Map \| Register \| MyD&R

Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Multimedia IP Journal Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Events Calendar Webcasts / Podcasts Online Bookstore

		Home/Introduction
		Conference Program
		Program Comittee
		Exhibition
		Training
		Pratical Information
		Short Facts about IP/SoC 2004

PROGRAM COMMITTEE MEMBERS

General Chair :

G. SAUCIER - Design And Reuse, France

Technical Program Chair :

H. KRUPNOVA - ST Microelectronics, France

Industry / University representatives :

Prof. K. ASADA - Tokyo University, Japan

A. BECKMANN - sci-worx GmbH, Germany

P. BRICAUD - Synopsys, France

T. DANIELS - LSI Logic, UK

B. DE LOORE - Philips Semiconductors, The Netherlands

N. DE MICHELI - Stanford Univ., USA

S. DUTTA - USA

P. DWORSKY - Synopsys, USA

J. HAASE - Edacentrum, Germany

J. HARDEE - CoWare, USA

J. HILSBERG - IBM, SW

J. VENABLE - Mentor Graphics, USA

C. LENNARD - ARM, UK

P. MAGARSHACK - ST Microelectronics, France

S. MORI - IPTC, Japan

H.N. NGUYEN - Bull, France

T. PFIRSCH - Alcatel, Belgium

K. REID - Cadence, UK

M. ROBERT - LIRRM,University Montpellier, France

Prof. W. ROSENSTIEL - FZI Karlsruhe University, Germany

M. VELEV - School of Electrical and Computer Engineering at the Georgia Institute of Technology, USA

Prof. N. WEHN - University of Kaiserslautern , Germany

H. VAN DER WILDT - H&A, USA