Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore
 
 
 



Definition

  • It is a format and language (description of signals and protocol) that defines the services one system is capable of delivering to another

  • It is not a Bus or a MicroNetwork – it is an interface that allows interoperable connection of virtual components to major on-chip busses and MicroNetworks in the industry to ensure rapid creation and integration of interoperable virtual components



  • Common Standards for intellectual property (IP) core interfaces, or sockets; for interfacing IPs with on-chip buses and MicroNetworks to support IP re-use

    Usually the standards define:

    • A protocol for the transfer of requests and responses
    • The contents and coding of these requests and responses

    Usually they do not touch areas such as arbitration

Common Characteristics

  • Allows SoC designers to connect cores from different IP vendors to rapidly create a system-on-chip

  • Standardized interfaces replace the need to create the costly and time consuming highly customized interfaces required in bus-based designs

Available Solutions

Alternative Solutions






Printer-Friendly Page