Design Reuse Feedback | D&R Products | Site Map | Register | MyD&R
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore

PROGRAM COMMITTEE MEMBERS

  • Technical Program Chair :
  • H. KRUPNOVA - ST Microelectronics, France
  • Industry / University representatives :
  • Prof. K. ASADA - Tokyo University, Japan
  • P. BLOUET - ST Microelectronics, France
  • P. BRICAUD - Synopsys, France
  • Prof. F. BRGLEZ - NC State University, USA
  • A. BRUENING - sci-worx GmbH, Germany
  • T. DANIELS - LSI Logic ( UK)
  • P. DWORSKY - Synopsys, USA
  • J. HAASE - Edacentrum, Germany
  • J. HILLSBERG - IBM (SW)
  • P. MAGARSHACK - ST Microelectronics, France
  • G. MARTIN - Cadence, USA
  • S. MORI - IPTC, Japan
  • H.N. NGUYEN - Bull, France
  • T. PFIRSCH - Alcatel, Belgium
  • F. RENOUX - Dolphin Integration, France
  • M. ROBERT - LIRRM,University Montpellier, France
  • Prof. W. ROSENSTIEL - FZI Karlsruhe University, Germany
  • G. SAUCIER - Design And Reuse, France
  • R. SUAYA - Mentor Graphics, France
  • Prof. R. UBAR - Tallinn Technical University, Estonia
  • Prof. N. WEHN - University of Kaiserslautern , Germany
  • H. VAN DER WILDT - Sagantec, USA
  • D. WOOD - Mentor Graphics, UK
  • Organizers:
  • P. COEURDEVEY - Design And Reuse, France
  • T. HENNIE - Consultant, UK