Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore
Home/Introduction Pratical Information Conference Program
Exhibition Program Committee Best IP Awards 2007

Keynote Talk: Functional Verification of IP: Quo Vadis? (Dec. 6, 12:45-13:15)
By Dr. Wolfram Büttner, CTO
OneSpin Solutions



The keynote will address the effectiveness and progress of verification technology for Intellectual Property blocks (IP), ranging from state-of-the-art simulation-based approaches to formal solutions, by considering four critical – and common – verification scenarios:
- Setting up a verification plan
- Verifying multiple configurations of a configurable IP block
- Recovering lost understanding of legacy IP
- Ensuring equivalence between the transaction model of IP and its implementation
The assessment criteria for the different verification approaches are the initial cost of achieving high quality, the lifecycle cost, and the ability to exploit synergies between the above verification tasks. Based on this assessment an outlook will be given on the possible directions for future IP verification.

Biography:

Dr. Wolfram Buettner, Managing Director, Founder and CTO of OneSpin Solutions, defines the company s technology roadmap and leads product development.

Dr. Buettner began his business career at the Corporate Research Labs of Siemens, where he established fundamental research on the design and verification of hardware and software. He served for more than a decade as Senior Director of the Research Lab s Design Automation Department, where the advanced Circuit Verification Environment (CVE) originated that later formed the basis of OneSpin Solutions. After a series of fundamental scientific successes and engineering innovations, Dr. Buettner planned and implemented the spin-off of CVE in May 2005 as OneSpin Solutions.

Dr. Buettner holds a Ph.D. in mathematics from Tulane University, Louisiana, USA, a post-doctoral degree in mathematics from the Technical University of Darmstadt, Germany; and a post-doctoral degree in computer science from the Technical University of Kaiserslautern, Germany. Based on his work in automated reasoning, he was awarded the title of Professor by the Computer Science Department of the Technical University of Kaiserslautern.