Gaisler Research enters the Cadence OpenChoice program
The Cadence OpenChoice program enables interoperability between Cadence technology and IP-cores provided by Gaisler Research to build, validate, and deliver accurate models for Cadence leading design and verification solutions. The program aims to ensure IP quality and provide the semiconductor industry with access to IP that is tightly integrated with Cadence design platforms, in turn optimizing their design chain, and accelerating the time-to-market.
About Gaisler Research AB
Gaisler Research AB is a provider of SoC solutions for exceptionally competitive markets such as Aerospace, Military and demanding Commercial applications. The Gaisler Research's products consist of user-customizable 32-bit SPARC V8 processor cores, peripheral IP-cores and associated software and development tools. Gaisler Research solutions help companies develop highly competitive customer and application-specific SoC designs. www.gaisler.com
|
Frontgrade Gaisler Hot IP
Related News
- Cosmic Circuits joins Cadence Openchoice Program
- Innovative Silicon Joins Cadence OpenChoice IP Program
- Six New IP Providers Join Cadence OpenChoice; Expand IP Program to Enhance the Design Chain Ecosystem
- Cadence Selected by Microsoft for RAMP Phase II Program
- Qorvo Selects Cadence Design Systems for US Government SHIP-RF Program
Breaking News
- Arm revenues up 47%; shares fall
- Sondrel awarded new Video Processor ASIC design and supply contract for a leading provider of High-Performance Video systems
- X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
- Softbank reported to be in talks to buy Graphcore
- VESA Elevates PC and Laptop HDR Display Performance with Updated DisplayHDR Specification
Most Popular
- Synopsys Enters Definitive Agreement to Sell its Software Integrity Business to Clearlake Capital and Francisco Partners
- Fabless semiconductor startup Mindgrove launches India's first indigenously designed commercial high-performance MCU chip
- sureCore announces successful tape-out of cryogenic IP demonstrator
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
- Announcing Availability of Silicon-Proven 12bit 1Msps SAR ADC IP Core for Whitebox Licensing with Royalty Free
E-mail This Article | Printer-Friendly Page |