Cadre Codesign Inc. delivers high performance JPEG compression for FPGA-based intelligent cameras
Based on the JPEG ISO/IEC IS 110918-1 standard image compression algorithm, the design supports a continuous data flow, and can be used in the most stringent video compression applications without the support of a host or a co-processor. The implementation enables images captured by FastVision's cameras to be compressed through a configurable user interface and to be transmited to a host via a USB-2 standard interface. The core is fully synchronous, autonomous and offers a localized graceful image degradation when the high frequency content in the processed images is too high.
"We strongly believe that the industrial camera market is rapidly shifting towards intelligent cameras with more embedded processing,We strongly believe that the industrial camera market is rapidly shifting towards intelligent cameras with more embedded processing, We strongly believe that the industrial camera market is rapidly shifting towards intelligent cameras with more embedded processing," said Pierre Popovic President of Cadre Codesign "While some of these so called smart cameras are beginning to appear on the market, vendors, have not fully exploited possible applications and the development of IP cores that can be implemented on FPGAs, and this is where our FPGA image processing design expertise come into play."
The input to the JPEG IP core comes from a Micron Imaging type sensor at a pixel rate of 10 pixels of 10 bits on every cycle of a 66 MHz clock. Image samples are frequency transformed using a discrete cosine transform with an 18-bit internal accuracy and fed through one of two Huffman and a quantization tables, which are configurable at any time during compression.
"FastVision believes that the move to inexpensive open interface standards for most high-speed camera application is unavoidable" said Joe Sgro, President and CEO of FastVision LLC. "As a leading supplier of CMOS based high speed cameras, FastVision intends to be on the forefront of new technological solutions to the user’s problems of speed and cost."
The CTJPEG-04 does not require any external memory and was developed to be implemented on Xilinx Virtex XC2V2000 field programmable gate array (FPGA). The core outputs JPEG-JFIF or motion JPEG compressed data which can be converted back to standard image formats at the host. CTJPEG-04 is also available in different configurations accepting variable number of pixels per cycle and pixel resolutions.
About Cadre Codesign Inc.
Cadre Codesign is a Montreal Canada-based company which focuses the research, development and marketing of high performance computing technologies. Incorporated in 2000 Cadre focuses on ways to accelerate - in hardware - the execution of compute intensive algorithms, especially those associated to imaging and analysis algorithms. That led the company to develop its own prototyping hardware, EDA tools, design methodologies, IP librarries of image processing cores. Most of the development ideas at Cadre are the result of R&D where the company is continually investing time and resources. www.cadrecodesign.com.
About FastVision LLC
FastVision is a new hight-speed smart camera producer. Their goal is to bring down the high cost of high- speed image acquisition and make the use of new CMOS and Interconnect technology. The result of this approach is to introduce innovative and cost effective solution to the broad machine vision and military markets.
|
Related News
- Aldec's new FPGA-based NVMe Data Storage Solution Targets High Performance Computing Applications
- Synopsys' New HAPS-80 FPGA-Based Prototyping Solution Delivers Up to 100 MHz System Performance
- New FPGA-Based Prototyping Solution Delivers Up To 3x System Performance Improvement
- intoPIX delivers its high performance 4K JPEG 2000 decoder to Sony Corporation
- Xilinx Delivers Complete FPGA-based Development System for Designing Intelligent Automotive Subsystems
Breaking News
- Arm revenues up 47%; shares fall
- Sondrel awarded new Video Processor ASIC design and supply contract for a leading provider of High-Performance Video systems
- X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
- Softbank reported to be in talks to buy Graphcore
- VESA Elevates PC and Laptop HDR Display Performance with Updated DisplayHDR Specification
Most Popular
- Synopsys Enters Definitive Agreement to Sell its Software Integrity Business to Clearlake Capital and Francisco Partners
- Fabless semiconductor startup Mindgrove launches India's first indigenously designed commercial high-performance MCU chip
- sureCore announces successful tape-out of cryogenic IP demonstrator
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
- Announcing Availability of Silicon-Proven 12bit 1Msps SAR ADC IP Core for Whitebox Licensing with Royalty Free
E-mail This Article | Printer-Friendly Page |