Imagination Technologies Debuts PowerVR MVDA2 Multi-Standard Video Decode Accelerator
February 14, 2005 -- London, UK: Imagination Technologies’ PowerVR division – a market leader in embedded graphics, video and display technologies – announces the availability of its PowerVR MVDA2 multi-standard video decode accelerator.
The PowerVR MVDA2 IP core accelerates all key video standards across a range of applications including mobile TV and handheld multimedia.
MVDA2 accelerates the decode of MPEG-2, MPEG-4, WMV8, WMV9 and H.264 video streams, at resolutions programmable up to 720 x 576, offloading inverse Zig-Zag, inverse Discrete Cosine Transform (iDCT), Motion Compensation and deblocking, the most costly stages in video decoding, from the CPU. The reduction in CPU load achieved is typically in excess of 80% for H.264, thereby allowing the system designer to target lower cost and lower power systems. This is of increased importance when performing quarter-pel motion compensation as used in modern video compression standards.
Deblocking can be performed either by directly accessing the macroblocks from the decoder hardware or by fetching them from system memory which allows it to be used for general video post-processing.
PowerVR MVDA2 in Detail
MVDA2 is available with a video decode acceleration driver which supports the acceleration of common video codecs through a single easy to use interface. The driver is available for Linux and WinCE platforms.
The MVDA2 core is configurable at synthesis time for 32 or 64-bit system bus widths. Power requirements are optimized by sophisticated power management techniques using register-level clock gating to ensure the lowest active and standby power.
A full rate H.264 Baseline profile stream decode can be achieved with the core running at less than 50MHz (CIF resolution: 352x288 pixels, 30 frames per second). SD resolution is also supported with a 100MHz clock frequency.
PowerVR MVDA2 is available as soft IP and ships with: synthesis scripts; an extensive verification test suite to ensure correct implementation of the design in a SoC; a hardware implementation guide; and a comprehensive programmer's reference manual.
|
Imagination Technologies Group plc Hot IP
Related News
- Imagination Technologies Debuts PowerVR MVED1 Multi-Standard Video Encode/Decode Accelerator
- Imagination Technologies Announces Addition of AVS Chinese Video Standard to World-Leading Multi-Standard Video Core Family
- Imagination Technologies Showcases Fully Validated Multi-Standard HD Video Core at CES 2007
- Imagination Technologies' Multi-Standard Video Core Passes Allegro H.264 Test Suite
- First device using Imagination Technologies' Multi-standard MobileTV Solution debuts
Breaking News
- Digital Core Design in cooperation with DCD-SEMI Unveils DCAN-XL: Revolutionary CAN XL IP Core Bridging the Gap Between CAN FD and Ethernet
- Andes, HiRain, and HPMicro Join Hands to Build RISC-V AUTOSAR Software Ecosystem
- Kevin O'Buckley to Lead Foundry Services at Intel
- M31 Q1 Revenue Increases 9.3% YoY, Advanced Processes Drive QoQ Growth
- ADTechnology and ANAFLASH to Team Up for Embedded Vision Summit (EVS) showcase
Most Popular
- Is Graphcore Deal Finally About to Close?
- Mobiveil and InPsytech Announce Successful Inter-Op Verification of Enterprise Flash Controller Design IP and ONFI 5.1 PHY IP
- Frontgrade Gaisler Leads the Way in RISC-V Processor Development for Space Applications
- Arm revenues up 47%; shares fall
- lowRISC Deploys Real Intent Ascent Lint, Meridian CDC, & Meridian RDC for OpenTitan Project
E-mail This Article | Printer-Friendly Page |