Innovative Silicon launches new Z-RAM technology that doubles embedded DRAM density for SoCs
- Makes SOI lower cost than bulk silicon;
- Standard SOI logic process with no extra steps
In SOI devices, the Floating Body or Body Charging effect which results in a charge developing in the FET device body has generally been considered as a parasitic effect. ISi has developed a mechanism to control and enhance this FB charge, which can then be used to store “1” or “0” binary states. Information is read by comparing the current in a selected cell to a reference, using a current sense amplifier.
SOI is emerging as the process technology of choice for high performance SoCs and Microprocessors, with leading processor and games companies already switching away from bulk CMOS to take advantage of the increased performance and reduction in power that SOI delivers. Explains ISi CEO, Mark-Eric Jones: “Embedded memory occupies at least 70 per cent of the die area of today’s complex SoCs. The combination of our Z-RAM memory – which requires less than half the die area required for traditional embedded DRAM, without the additional process steps required to embed traditional DRAM – and existing SOI processing, which additionally offers large performance and power benefits, means that not only are Z-RAM SoCs higher performance and lower power, they are also much cheaper than SoCs based on bulk CMOS wafers.”
He continues: “By reversing the traditional economics and making SOI wafers a lower cost solution than bulk silicon for most SoCs and microprocessors, we expect our Z-RAM memory technology to accelerate the anticipated industry switch from bulk silicon to SOI. As a result designers of cost-sensitive products will also be able to take advantage of the increased performance and lower power consumption of SOI.”
Finally, Z-RAM technology does not require designers to compromise on speed or power: read and write operations in under 3nS have already been demonstrated on silicon; while ISi’s low power Z-RAM option promises significant power savings compared to traditional embedded DRAM.
Concludes Jones: “Since Z-RAM technology uses a single transistor and no capacitor in the bitcell it is much more scalable than alternative DRAM and SRAM technologies. We have already demonstrated a Z-RAM memory cell using FinFET technology and expect Z-RAM to easily meet the high density embedded memory requirements of chip designers for the next 15 years.”
About Innovative SiliconIncorporated in 2002, Innovative Silicon was founded to develop and commercialise Floating Body effect memory for SoC/MPU products used in diverse applications including handheld computers, games consoles, cellular communications devices, cameras etc. The company closed its first round of VC funding in 2003 and taped out its first 90nm megabit Z-RAM memory designs in 2004. The company is incorporated in the USA with an R&D facility in Lausanne, Switzerland.
www.z-ram.com
|
Related News
- Innovative Silicon Announces Jeff Lewis Will Head Worldwide Marketing; IP Industry Innovator Rounds Out Executive Team for Z-RAM Embedded Memory Company
- Innovative Silicon's Z-RAM Ultra-Dense Memory Now Backed by 21 Patents
- Innovative Silicon's Z-RAM Ultra Dense Memory IP Now Backed by 10th Patent; Memory Innovator Has 41 Additional Patents Pending and 5 U.S. Applications Allowed
- Innovative Silicon Inc. Ramps for Growth of Z-RAM Memory IP with New Silicon Valley Headquarters
- Innovative Silicon Inc. Announces Silicon Validation of Z-RAM Technology
Breaking News
- Arm revenues up 47%; shares fall
- Sondrel awarded new Video Processor ASIC design and supply contract for a leading provider of High-Performance Video systems
- X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
- Softbank reported to be in talks to buy Graphcore
- VESA Elevates PC and Laptop HDR Display Performance with Updated DisplayHDR Specification
Most Popular
- Synopsys Enters Definitive Agreement to Sell its Software Integrity Business to Clearlake Capital and Francisco Partners
- Fabless semiconductor startup Mindgrove launches India's first indigenously designed commercial high-performance MCU chip
- sureCore announces successful tape-out of cryogenic IP demonstrator
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
- Announcing Availability of Silicon-Proven 12bit 1Msps SAR ADC IP Core for Whitebox Licensing with Royalty Free
E-mail This Article | Printer-Friendly Page |