Multicore designs might force Intel off its bus; Integrated memory controllers may loom large in future designs
Multicore designs might force Intel off its bus; Integrated memory controllers may loom large in future designs
By Tom Krazit, IDG News Service
December 16, 2004
As Intel moves in step with the rest of the chip industry toward the multicore design era, it is preparing to overhaul the memory bus architecture that has served it well for so many years, according to company executives and analysts.
Multicore processor designs are considered the solution to the performance scaling problem brought on by increased amounts of power leakage in modern chips. Transistors are now so small that increasing a chip's frequency, and therefore the amount of power it consumes, is not the simple exercise that kept companies like Intel going for many years.
However, in order to fully realize the performance gains provided by multiple processor cores, chip companies need to find a way to deliver enough data to the processor from the main memory to keep those cores as productive as possible.
Intel's current front-side system bus design should be able to keep as many as four cores satisfied, depending on the frequency of those cores, said Stephen Pawlowski, an Intel senior fellow, at a recent briefing on Intel's multicore strategy
Related News
- Intel Unveils Industry's First FPGA Integrated with High Bandwidth Memory Built for Acceleration
- Synopsys and Intel Foundry Accelerate Advanced Chip Designs with Synopsys IP and Certified EDA Flows for Intel 18A Process
- Arm Collaborates with Industry Leaders to Build AI Foundations of the Future
- The Future of Semi Innovation from Disruptive Memory to Chiplets with Alphawave Semi
- sureCore announces range of off-the-shelf, ultra-low power memory IP to help fast-track power critical designs
Breaking News
- Is Graphcore Deal Finally About to Close?
- Frontgrade Gaisler Leads the Way in RISC-V Processor Development for Space Applications
- NEO Semiconductor Reveals a Performance Boosting Floating Body Cell Mechanism for 3D X-DRAM during IEEE IMW 2024
- TSMC April 2024 Revenue Report
- lowRISC Deploys Real Intent Ascent Lint, Meridian CDC, & Meridian RDC for OpenTitan Project
Most Popular
- Arm revenues up 47%; shares fall
- X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
- Softbank reported to be in talks to buy Graphcore
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
- Ceva, Inc. Announces First Quarter 2024 Financial Results
E-mail This Article | Printer-Friendly Page |