Celoxica Introduces PixelStreams Platform for Streaming Video Processing
New Block-Based Design Entry Tool for Imaging and Video Applications Delivers IP for Rapid System Implementation through C-based Synthesis
Abingdon, UK, 13 December 2004. Celoxica, the leading provider of C-based design and synthesis solutions, today announced the addition of algorithm IP and a block-based graphical design entry platform to its expanding portfolio of electronic system level (ESL) design tools. The PixelStreams development environment provides a library of powerful video data manipulation functions with an easy-to-use interactive graphical editor. PixelStreamsä platform builds on Celoxica’s best-in-class, C-based design and synthesis products to create an ideal design flow for the rapid prototyping, exploration and development of complex video processing systems.
PixelStreams provides a broad range of macro calls that allow the user to gather, manipulate and output streams of video pixel data. These C-based models deliver enhanced parameterisation capabilities and high-level interface abstraction. In addition, PixelStreams includes an IP reuse graphical editor as an entry tool for imaging algorithms to provide ease-of-use and design productivity in a familiar block-based methodology. From this block diagram entry, developers can quickly design, analyse and implement hardware prototypes for complex video imaging systems using the Celoxica DK Design Suite for C-based synthesis.
Celoxica developed PixelStreams as a response to the growing need for platform design solutions that enable reuse of standardised IP while still allowing designers to differentiate
products through custom design. This need is especially keen for the large number of products based on video and image processing algorithms. Applications benefiting from this approach include machine vision in industrial control systems, Sensor fusion in automotive systems, pattern recognition in biometrics and security systems, as well as the more established electronics markets for consumer, defence and office automation.
The PixelStreams design environment provides an interactive tool for the development of these video and image processing applications. In addition to the library of pre-built streaming video functions, users may add custom functions to be used in the PixelStreams graphical editor. The C-based models can be automatically synthesised to RTL or to an optimised FPGA hardware implementation using release V3.1 of the Celoxica DK Design Suite. This environment allows non-programmers to quickly develop complex hardware implementations without having to write programmes, while it gives programmers a fast starting point and code framework to which other custom code can be added.
“There are two popular methods of design entry in ESL design tools; block-based schematic-style entry and software-style algorithmic coding using text-based descriptions,” said Jeff Jussel, vice president of marketing for Celoxica. “With PixelStreams we’ve fused these approaches in a block-based graphical editor manipulating a library of C-based video processing models as well as custom C-language models. This delivers both ease-of-use and flexibility. When combined with C-language synthesis, PixelStreams provides the absolute fastest way to get from algorithm concepts to hardware implementation for applications using these imaging functions.”
Pricing and Availability
The PixelStreams platform, including the IP library and graphical editor, is now available for rapid imaging and video processing design starting at $15,000. The environment requires the DK Design Suite version 3.1 for C-synthesis implementation to RTL output or FPGA hardware. The DK3.1 tool supports IEEE compliant RTL and direct programming of all popular FPGA devices. The PixelStreams platform also may be purchased with a high-end Celoxica RC300 board platform to create a complete algorithm concept-to-board development and prototyping kit tuned for imaging and video processing applications.
About Celoxica
An innovator in ESL design, Celoxica supplies the design technology, IP and services that define software-compiled system design, a methodology that exploits higher levels of design abstraction to dramatically improve silicon design productivity. Celoxica’s products address hardware/software partitioning, co-verification and C-based synthesis. Established in 1996, Celoxica offers a proven route from complex algorithms to hardware, and provides a portfolio of ESL design tools that deliver significant productivity advantages for digital signal processing applications such as imaging, electronic security and communications.
Celoxica and the Celoxica logo are trademarks of Celoxica, Ltd. All other brand names and product names are the property of their respective owners.
|
Related News
- Celoxica Unveils Next-Generation Video and Imaging Platform; RC340 programmable platform fully integrated into ESL-design flows for real-time video, image and data streaming applications
- CAST Introduces 8K Video Codecs and Advanced Image Signal Processing IP Cores
- CAST Introduces H.264 Video Over IP Subsystem to Simplify Video Streaming Product Development
- DINI Group Now Shipping HDMI Video Processing Platform for ASIC Prototyping
- New low-power unified computer vision and video processing solution from videantis
Breaking News
- Arm revenues up 47%; shares fall
- Sondrel awarded new Video Processor ASIC design and supply contract for a leading provider of High-Performance Video systems
- X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
- Softbank reported to be in talks to buy Graphcore
- VESA Elevates PC and Laptop HDR Display Performance with Updated DisplayHDR Specification
Most Popular
- Synopsys Enters Definitive Agreement to Sell its Software Integrity Business to Clearlake Capital and Francisco Partners
- Fabless semiconductor startup Mindgrove launches India's first indigenously designed commercial high-performance MCU chip
- sureCore announces successful tape-out of cryogenic IP demonstrator
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
- Announcing Availability of Silicon-Proven 12bit 1Msps SAR ADC IP Core for Whitebox Licensing with Royalty Free
E-mail This Article | Printer-Friendly Page |