Microprocessor consortium to add energy spec
Microprocessor consortium to add energy spec MANHASSET, N.Y. In a move to address the growing importance of power and energy efficiency as a selling point for processors, the Embedded Microprocessor Benchmark Consortium (EEMBC) plans to add an energy consumption metric to the performance scores it provides for embedded processors tested against its application-focused benchmarks. The consortium has formed two working groups to establish methodologies for the energy consumption benchmarks. One group addressing energy measurements for hardware platforms and devices is being headed up by Shay Gal-On of PMC-Sierra. A second group addressing energy measurements using simulation for intellectual property (IP) processor cores is being headed up by Moshe Sheier of CEVA. The consortium has also engaged the services of David Kaeli, associate professor in Northeastern University's Department of Electrical and Computer Engineering and director of its Computer Architecture Research Laboratory, to guide its energy benchmark developments. EEMBC's members have agreed that the energy metric will be an optional component of the performance benchmark scores published for each processor and will take into account the energy consumed by the benchmarked devices while running each of the consortium's application-focused benchmark suites. Besides providing design engineers with comparable energy consumption information, the new metric will give designers insights into the "cost" of a device's performance in terms of the power budget, by allowing a performance/energy number to be derived using the consolidated performance score in each benchmark suite. Once the standardized methods are finalized, details of how EEMBC measures energy consumption will be available for download from the group's website. Copyright 2005 © CMP Media LLC
By Spencer Chin, Courtesy of EE Times
Nov 9 2004 (15:02 PM)
URL: http://www.embedded.com/showArticle.jhtml?articleID=52600371
Related News
- New technology consortium formed to develop innovative integrated Bluetooth Low Energy modules for SMEs
- Consortium releases common embedded Linux spec
- BrainChip and Frontgrade Gaisler to Augment Space-Grade Microprocessors with AI Capabilities
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- Achronix FPGAs Add Support for Bluespec's Linux-capable RISC-V Soft Processors to Enable Scalable Processing
Breaking News
- Is Graphcore Deal Finally About to Close?
- Frontgrade Gaisler Leads the Way in RISC-V Processor Development for Space Applications
- NEO Semiconductor Reveals a Performance Boosting Floating Body Cell Mechanism for 3D X-DRAM during IEEE IMW 2024
- TSMC April 2024 Revenue Report
- lowRISC Deploys Real Intent Ascent Lint, Meridian CDC, & Meridian RDC for OpenTitan Project
Most Popular
- Arm revenues up 47%; shares fall
- X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
- Softbank reported to be in talks to buy Graphcore
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
- Ceva, Inc. Announces First Quarter 2024 Financial Results
E-mail This Article | Printer-Friendly Page |