Soft Mixed Signal Corporation Announces PCI-Express PHY IP
Santa Clara, Calif. – Monday, October 25, 2004 – Soft Mixed Signal Corporation, today announced availability of its scalable, low-power PCI-Express PHY IP compliant with PCI-Express Base and PIPE specifications.
The 0.18µm PHY (Physical Layer) is a full PIPE compliant Transceiver, includes fully integrated clock synthesis and can be intelligently scaled to support power-efficient multi-lane applications. SMS PCI-Express PHY IP implementations for 0.13µm processes are also being readied. SMS PCI-Express PHY interoperates with multiple Link & Transport Layer IP Blocks available from IP Vendors. SMS PCI Express PHY includes PMA and PCS layers of the PCI-Express Networking Layers and interfaces with the MAC layer through a PIPE interface which can be configured as 8 or 16 bit.
PCI-Express, developed and managed by the PCI Special Interest Group (PCI-SIG), is an industry standard high-performance, general-purpose, serial 3rd generation interconnect technology designed for use in enterprise, desktop, mobile and communications platforms in coexistence with PCI and PCI-X standards. “PCI-Express has seen wide acceptance and a vast majority of PCs are expected to adopt it next year” said the Soft Mixed Signal President Omer Kal. “Also with the small form factor standards, PCI Express is poised to become the high speed interconnect interface of choice for mobile systems in addition to being the prominent back-plane and interconnect bus standard for new architectures such as Advanced Switching Interconnect (ASI).”
Salient advantages SMS PCI-Express PHY IP provides are: Smallest die size available, Proprietary modular multi-lane implementation methodology that allows for most efficient silicon area utilization, Proprietary Clock recovery architecture that provides unprecedented robustness against noisy environments present in today’s multi-million gate Integrated Circuits.
In addition to SMS PCI Express PHY IP, Soft Mixed Signal Corporation provides extensive customer support in terms of ASIC / SOC integration guidelines, full verification environment to ensure a compliant implementation and full system modeling solutions, including technical support for wide variety of packaging options, increase the ease of integrating the PHY IP into the customers simulation environment.
Soft Mixed Signal’s PCI Express IP complements the company’s Serial ATA (SATA) and High-Speed USB PHY IP’s for Connectivity cores in an environment where all interfaces in PC, Consumer and Storage applications are moving to high speed Serial Interfaces.
About Soft Mixed Signal Corporation
Founded in 1995, Soft Mixed Signal Corporation (SMS) is a leading semiconductor intellectual property company offering innovative solutions for LAN, WAN and high-speed connectivity markets. Headquartered in Santa Clara, California, SMS develops and offers system level PHY (Physical Layer) / Transceiver Semiconductor IC solutions for LAN, WAN, SAN/Connectivity markets utilizing proprietary mixed signal and digital signal processing (DSP) technologies These include LAN: Fast (100Base-T), Gigabit (Fiber or Copper), 10Gigabit Ethernet; WAN: SONET (OC-3, OC-12, OC-48); SAN/Connectivity: Fiber-Channel, PCI-Express, USB2.0, NPFI/SPI 4.2 PHY.
Soft Mixed Signal Corporation is a member of the Developer Network for PCI Express which can be accessed at www.pciexpressdevnet.org.
Soft Mixed Signal Corporation can be reached on the Internet at www.softmixedsignal.com
|
Soft Mixed Signal Corp. Hot IP
Related News
- Soft Mixed Signal Corporation Names Denali Software PCI Express Interface Verification Vendor
- TriCN Introduces Breakthrough PCI-Express PHY Products
- GDA Demonstrates its PCI-Express Gen 2 Controller (GPEX-GEN2) at 5Gbps for High Performance Applications
- GDA Technologies announces availability of PowerQUICCIIITM MPC8548E - based AdvancedMC high-performance "Data Cruncher" PCI-Express Card equipped with Quad - Gigabit Ethernet ports
- Stretch Inc. Introduces World's First 16-Channel H.264 Digital Video Recorder in a PCI-Express Add-in Card
Breaking News
- Is Graphcore Deal Finally About to Close?
- Frontgrade Gaisler Leads the Way in RISC-V Processor Development for Space Applications
- NEO Semiconductor Reveals a Performance Boosting Floating Body Cell Mechanism for 3D X-DRAM during IEEE IMW 2024
- TSMC April 2024 Revenue Report
- lowRISC Deploys Real Intent Ascent Lint, Meridian CDC, & Meridian RDC for OpenTitan Project
Most Popular
- Arm revenues up 47%; shares fall
- X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
- Softbank reported to be in talks to buy Graphcore
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
- Ceva, Inc. Announces First Quarter 2024 Financial Results
E-mail This Article | Printer-Friendly Page |