Vesta Corporation Adds GZIP Accelerator RTL Core
The VGZIPC and VGZIPD are ideally suited for network processors, Fibre Channel, iSCSI, and other SOCs for networking applications. The VGZIPC and VGZIPD offload compute-intensive compression processing from the main CPU. They also eliminate the need to use expensive add-in boards and dedicated compression chips from your system.
Companies interested in using the VGZIPC and VGZIPD should contact Vesta Corporation for more information.
About Vesta Corporation
Vesta Corporation is a Santa Clara, CA based engineering consulting firm specializing in the communications industry. Our staff has worked with companies such as Cerent Corporation, StratumOne Communications, Siara Systems, Amber Networks, ShareWave, Catamaran Communications, Cisco Systems, and many more. In addition to providing engineering services, Vesta has developed its own Intellectual Property for IPsec, data compression, and SONET applications, including RTL, software, and reference models.
Vesta Corporation can be reached at www.vesta-corp.com.
|
Related News
- Vesta Corporation Adds SHA-256 to Cryptography Accelerator
- LeapMind's "Efficiera" Ultra-low Power AI Inference Accelerator IP Was Verified RTL Design for ASIC/ASSP Conversion
- Aldec Adds Customizable Tool Qualification Data Package to ALINT-PRO for DO-254 Projects
- Socionext Adds 8K Encoding Feature to M820L Media Accelerator Card
- CAST and Accelize Make GZIP Compression Instantly Available via Cloud-Based FPGA Accelerators
Breaking News
- Arm revenues up 47%; shares fall
- Sondrel awarded new Video Processor ASIC design and supply contract for a leading provider of High-Performance Video systems
- X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
- Softbank reported to be in talks to buy Graphcore
- VESA Elevates PC and Laptop HDR Display Performance with Updated DisplayHDR Specification
Most Popular
- Synopsys Enters Definitive Agreement to Sell its Software Integrity Business to Clearlake Capital and Francisco Partners
- Fabless semiconductor startup Mindgrove launches India's first indigenously designed commercial high-performance MCU chip
- sureCore announces successful tape-out of cryogenic IP demonstrator
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
- Announcing Availability of Silicon-Proven 12bit 1Msps SAR ADC IP Core for Whitebox Licensing with Royalty Free
E-mail This Article | Printer-Friendly Page |