System level design is here, Synopsys CTO says
EE Times: Latest News System level design is here, Synopsys CTO says | |
Mike Santarini (09/29/2004 7:37 PM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=48800267 | |
SANTA CLARA, Calif. — System-level design has arrived, said Synopsys CTO and general manager Raul Camposano, in a keynote speech at an industry conference here Wednesday (Sept. 29). "System-level design is not the next big thing," said Camposano. "It has already happened and it is here." Camposano noted that as Moore's Law charges ahead, and design complexity and gate counts continue to increase, a growing productivity gap is forcing EDA companies to constantly create faster, higher-capacity tools to help customers design with the latest silicon. "One of the answers to raise productivity has been to raise the level of abstraction," said Camposano. "Instead of designing in transistors and gates, we should be designing systems." Camposano said moving to new levels of abstraction and designing systems hasn't proven a simple task, noting that there are multiple types of systems in every application area, each with unique requirements. This complicates the task of creating a single tool that will effectively address those multiple systems areas, he said. Complicating matters is the fact that as designs become more complex, new issues arise at the bank end of the process. Camposano noted that timing, signal integrity, power consumption, design for test and design for yield are all growing concerns with each drop in process geometry. Camposano noted that the EDA industry is addressing the problem of abstraction with ESL tools while IP companies are addressing system diversity by offering cores and platforms — ever larger predesigned pieces of a system on a chip. Camposano noted that while ESL design tools like synthesis are still maturing, ESL verification tools are in common use today. Still, Camposano estimated that ESL is currently a $100 million market, a small percentage of the $3.4 billion EDA market. Meanwhile, the IP market has grown into a $1 billion industry, making the combined IP and ESL markets a viable $1.1 billion system level design market.
| |
All material on this site Copyright © 2005 CMP Media LLC. All rights reserved. Privacy Statement | Your California Privacy Rights | Terms of Service | |
Related News
- Synopsys Adds 30 New Titles to DesignWare System-Level Library
- Synopsys Announces DesignWare System-Level Library
- EDA vendors need to step up system-level design efforts, says EDAC panel
- Synopsys and ARM Team Up to Deliver System-Level Design Solution for ARM Powered Applications
- STMicroelectronics and Synopsys Partner to Develop Next-Generation, C-Based System Level Design Solution for Complex Systems on a Chip
Breaking News
- Arm revenues up 47%; shares fall
- Sondrel awarded new Video Processor ASIC design and supply contract for a leading provider of High-Performance Video systems
- X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPUâ„¢ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
- Softbank reported to be in talks to buy Graphcore
- VESA Elevates PC and Laptop HDR Display Performance with Updated DisplayHDR Specification
Most Popular
- Synopsys Enters Definitive Agreement to Sell its Software Integrity Business to Clearlake Capital and Francisco Partners
- Fabless semiconductor startup Mindgrove launches India's first indigenously designed commercial high-performance MCU chip
- sureCore announces successful tape-out of cryogenic IP demonstrator
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
- Announcing Availability of Silicon-Proven 12bit 1Msps SAR ADC IP Core for Whitebox Licensing with Royalty Free
E-mail This Article | Printer-Friendly Page |