CEVA Brings a High Performance, Low-Power Audio Platform to Consumer Devices
CEVA-Audio™ - an Integrated Hardware and Software DSP-based Solution - Delivers a Low-Power, Low-Cost Platform with Easy Design Integration
SAN JOSE, Calif. - June 27, 2005 - CEVA, Inc. (NASDAQ: CEVA; LSE: CVA) the leading licensor of digital signal processor (DSP) cores, multimedia, GPS and storage platforms to the semiconductor industry, today unveiled CEVA-Audio™ - a new DSP-based audio platform targeting high-volume markets such as portable audio players, cellular handsets and home entertainment equipment. CEVA-Audio is a low-power, low-cost platform that combines several CEVA-developed technologies including CEVA-TeakLite-II™, the new and enhanced version of the widely-adopted CEVA-TeakLite™ DSP core, a cache memory subsystem, audio peripherals, a comprehensive set of audio codecs and complete tool chain support.
"The CEVA-Audio solution is based on industry-recognized technology, with the CEVA-TeakLite-II DSP core having a family heritage of deployment in more than 500 million units," said Will Strauss, founder and president, Forward Concepts. "Moreover, CEVA's audio codecs have already been deployed by leading chip manufacturers for cellular and consumer electronics devices. CEVA-Audio offers simple integration, designed to dramatically decrease time to market while the "one-stop-shop" approach reduces complexity and customers' risk."
CEVA-Audio, a fully synthesizable soft IP, operating at up to 200MHz, is built on a small DSP core and cache memory subsystem, with overall die size of less than two square mm, and 0.1 mA/Mhz for stereo MP3 decoder (using TSMC 0.13u G process). It supports all of the industry standard audio and speech codecs, including MP3, WMA, AAC, HE-AAC, Ogg Vorbis, BSAC, NB-AMR and WB-AMR.
"Today's consumers are demanding more functionality and longer battery life for less money," said Gideon Wertheizer, CEO of CEVA, Inc. "Built by CEVA in-house, CEVA-Audio underscores our commitment to provide the industry with complete platform solutions built around our DSPs, offering our customers cost, power and time to market benefits."
The CEVA-Audio DSP subsystem includes peripherals, which bridges the gap between a stand alone DSP and a complete audio platform, and includes a three-channel DMA to reduce the data transfer overhead. CEVA-Audio is designed for the low cost, power efficiency and performance required for portable applications, and includes a power management unit to further reduce power consumption. The low-cost solution is further achieved by using a cache memory subsystem. The host interface is a standard AMBA 2.0 interface, including a high-speed master AHB bus for high volume data traffic and an APB port for host control. The CEVA-Audio is a configurable IP allowing the user to control the die size and performance. The configurations include an optional TDM module, optional tightly-coupled memory and configurable memory size. A complete development tool chain is provided including a C/C++ compiler, profiler, simulator, debugger and system boards.
CEVA-Audio is further enhanced by the vast CEVAnet partner program, whereby partners provide additional audio elements to enhance the CEVA-Audio-based products. .More information on CEVA and its products can be found at www.ceva-dsp.com.
About CEVA, Inc.
For more information about CEVA, Inc, visit the about section of our website.
|
Ceva, Inc. Hot IP
Related News
- Brite Semiconductor Brings Audio/Voice DSP Reference Design Platform to Low-Power "Smart and Connected" Devices
- LSI Logic Brings New Dimension to Consumer Devices; ZEVIO processor architecture speeds time-to-market and enables low-cost, low-power 3D graphics and sound features for today's hottest consumer electronics products
- CEVA Announces Silicon-based Platform to Streamline Development of Low-Power 'Smart and Connected' Devices
- Chipnuts Technology Selects CEVA Audio Subsystem and Software for Low-Power Multimedia Processors
- ARM Selected To Deliver Low-Power and High-Performance Libraries For IBM, Chartered and Samsung 45-Nanometer Common Platform Technology
Breaking News
- Frontgrade Gaisler Leads the Way in RISC-V Processor Development for Space Applications
- NEO Semiconductor Reveals a Performance Boosting Floating Body Cell Mechanism for 3D X-DRAM during IEEE IMW 2024
- TSMC April 2024 Revenue Report
- lowRISC Deploys Real Intent Ascent Lint, Meridian CDC, & Meridian RDC for OpenTitan Project
- Silicon Proven PCIe 5.0 PHY and Controller IP Cores in 12nm to Revolutionize Connectivity solutions
Most Popular
- Arm revenues up 47%; shares fall
- X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
- Softbank reported to be in talks to buy Graphcore
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
- Ceva, Inc. Announces First Quarter 2024 Financial Results
E-mail This Article | Printer-Friendly Page |