POWER MANAGEMENT: Converters move on-chip to regulate SoC's voltage
EE Times: POWER MANAGEMENT: Converters move on-chip to regulate SoC's voltage | |
Ron Wilson (06/20/2005 9:00 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=164900679 | |
Fremont, Calif. - While most of the attention in system-on-chip design remains focused on digital issues-IP selection, interconnect architecture, memory generation and the like-yet another kind of integration problem is quietly creeping up on designers, especially in compact, highly mobile applications. This one involves power-not power reduction, but power supply. "Miniaturization is forcing system designers of very compact devices, like MP3 players, to consider moving voltage regulation onto the SoC," argued Mike Shamshirian, vice president of sales and business development at LTRIM Technology. "Not only is there no room left in the package for an external voltage regulator or dc/dc converter, but SoCs increasingly require multiple voltages. That increases the number of supply and ground pins and the susceptibility to noise coupling onto the those pins." Other, more challenging issues are coming up as well. As designers increasingly turn to voltage islands and dynamic voltage/frequency scaling to reduce power consumption, the power needs of particular blocks on the SoC are becoming quite dynamic-so much so that it is a challenge to package and chip-routing resources to deliver rapid changes in current and voltage from an external pin to the block. This may force designers to integrate point-of-use regulators onto the die for some blocks. In addition, die-to-die process variations might require tuning the voltage to the characteristics of a particular die, maybe even at a particular operating temperature. But voltage supplies are not within the normal range of IP. They are mixed-signal designs, often done in large-geometry processes with access to good analog transistors and safely kept on their own substrate to avoid noise or thermal coupling to the circuits they serve. And, especially in battery-supplied applications, they need to be as efficient as possible while tolerating a wide input voltage range. Not the kind of new block one undertakes to integrate lightly. LTRIM is trying to change that perception. Last week, the company introduced a line of dc/dc converter IP blocks intended to be implemented in standard 3.3- or 1.8-volt logic processes in 0.25-, 0.18- or 0.13-micron logic processes. The designs use external passive components and only logic transistors, so they require no special process modules for the SoC. Shamshirian said that there is almost no die area penalty for integrating such modules. "We are talking about maybe 0.4 mm2 in additional die area," he said. Designs will first be available for TSMC's 0.18-micron processes, with 130-nanometer and quarter-micron versions to follow.
| |
- - | |
Related News
- BrainChip's Success in 2020 Advances Fields of On-Chip Learning and Ultra-Low Power Edge AI
- INGChips selects Dolphin Integration's Power Management IP Platform for its ultra Low Power Bluetooth Low-Energy SoC in 40 nm eFlash
- ICE-P3 EPU Upgrade Simplifies Control Of On-Chip And External Resources To Save More Power In SoC And MCU Designs
- eSilicon Uses Sonics' Flagship On-chip Network in Complex SoC Design
- Sequans Communications Selects S3 Group's Power Management Solution for WiMAX / LTE System on Chip
Breaking News
- Arm revenues up 47%; shares fall
- Sondrel awarded new Video Processor ASIC design and supply contract for a leading provider of High-Performance Video systems
- X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
- Softbank reported to be in talks to buy Graphcore
- VESA Elevates PC and Laptop HDR Display Performance with Updated DisplayHDR Specification
Most Popular
- Synopsys Enters Definitive Agreement to Sell its Software Integrity Business to Clearlake Capital and Francisco Partners
- Fabless semiconductor startup Mindgrove launches India's first indigenously designed commercial high-performance MCU chip
- sureCore announces successful tape-out of cryogenic IP demonstrator
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
- Announcing Availability of Silicon-Proven 12bit 1Msps SAR ADC IP Core for Whitebox Licensing with Royalty Free
E-mail This Article | Printer-Friendly Page |