Giga Scale IC Introduces Industry's First IC Economic Analysis Engine
CUPERTINO, Calif., June 6th, 2005 Giga Scale Integration Corporation (Giga Scale IC) announced today that it has introduced the industry's first comprehensive IC economic analysis engine. The feature is now available as an upgrade to the company's popular InCyte chip estimation tool, which can be downloaded in a free, time-unlimited version at ChipEstimate.com. InCyte's economic analysis engine enables designers and architects to transform a high level design specification into a complete IC budgetary quotation, determining final chip cost, long before committing engineering resources for implementation.
Building upon InCyte's technical estimation results of die size, power, and leakage, the economic analysis engine provides design teams with a comprehensive understanding of both the technical and economic viability of a potential chip design. It performs a comprehensive analysis that takes into account economic dimensions including:
- Yielded silicon cost ('good die' cost)
- IC package recommendation and cost
- Test and assembly costs
- Non-recurring engineering (NRE) costs including masks, engineering, tools, and IP
- Return on investment (ROI) analysis on IP and NRE investments
"For the first time, design teams can fully and accurately estimate total chip cost at the architectural level in the design flow," said Adam Traidman, President of Giga Scale IC. "Our Design for Cost methodology lets design managers understand the economic as well as the technical consequences of early architectural decisions."
The economic analysis engine also features an IC lifecycle analysis enabling designers to forecast and account for mask re-spins, increasing yields, and decreasing wafer and package costs. InCyte comes bundled with industry average silicon wafer pricing, defect density, package, and test & assembly data to support accurate forecasting of total IC cost.
InCyte was developed by Giga Scale IC to furnish IC designers, architects, and their management teams with fast and accurate chip estimates. With the addition of its new economic analysis engine, InCyte becomes the only commercial class EDA tool capable of providing designer teams with meaningful insight into the economics of IC design, enabling an understanding of the factors contributing to total chip cost, and allowing them to explore how IP, implementation, and chip architecture options can influence total chip cost.
The economic analysis engine is available as an upgrade to ChipEstimate.com users, as well as to Giga Scale IC's enterprise-class InCyte customers. Pricing for InCyte upgrades including the economic analysis engine start at $2500 per month and are available immediately.
InCyte allows users to estimate IC cost, yield, die size, power, and leakage to within five to ten percent accuracy of final silicon, as well as make architectural and economic comparisons and tradeoffs across various technology nodes, process variants and IP options. The tool has proved effective at reducing total IC cost and minimizing the duration of the design cycle.
InCyte Upgrade Options
InCyte upgrade subscriptions provide many time and cost saving benefits, including:
- Ability to generate a complete and accurate IC budgetary quote through InCyte's comprehensive IC economic analysis engine.
- Increasing estimation accuracy by offering access to specific IP vendor and foundry technology data from leading third party IP vendors and foundries.
- Providing access to advanced InCyte features such as 65nm technology modeling, specialty I/O libraries, and downstream implementation tool interfaces.
About ChipEstimate.com
In February 2005, Giga Scale IC launched ChipEstimate.com as a means of providing designers with free, upgradeable software that estimates design costs early in the design cycle. The free version of the InCyte software lets users estimate design specifications such as die size, yield, power, leakage, and cost, and offers tradeoff analysis options to minimize cost, reduce risk, and speed time to market.
Visitors to ChipEstimate.com may register to download the InCyte client software, which arrives bundled with industry-average IP and foundry data. InCyte may then be upgraded to include valuable proprietary data from leading IP vendors and foundries.
About Giga Scale IC
Founded in 2003, Giga Scale Integration Corporation (Giga Scale IC) is a privately funded electronic design automation (EDA) company pioneering the development of tools designed to facilitate fast, accurate, and early technical and economic analysis and forecasting of IC designs. Giga Scale IC develops and markets InCyte, a chip estimation tool that dramatically reduces the risk, design time and cost of IC design. InCyte accurately estimates key IC specifications, including size, power, leakage, yield, and cost.
Web Site: http://www.gigaic.com.
|
Related News
- Imagination introduces world's highest quality WebRTC media engine
- Magma Introduces Titan -- First Platform to Combine Full-Chip, Mixed-Signal, Analysis and Verification for IC Design
- Giga Scale IC Launches ChipEstimate.com, Offers Electronic Designers Free Chip Estimation Tool - InCyte uses IP from MOSAID, Virtual Silicon and others
- Nordic VLSI introduces the first complete low cost System on Chip (SoC) RF IC's for global 2.4GHz operation
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
Breaking News
- Arm revenues up 47%; shares fall
- Sondrel awarded new Video Processor ASIC design and supply contract for a leading provider of High-Performance Video systems
- X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
- Softbank reported to be in talks to buy Graphcore
- VESA Elevates PC and Laptop HDR Display Performance with Updated DisplayHDR Specification
Most Popular
- Synopsys Enters Definitive Agreement to Sell its Software Integrity Business to Clearlake Capital and Francisco Partners
- Fabless semiconductor startup Mindgrove launches India's first indigenously designed commercial high-performance MCU chip
- sureCore announces successful tape-out of cryogenic IP demonstrator
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
- Announcing Availability of Silicon-Proven 12bit 1Msps SAR ADC IP Core for Whitebox Licensing with Royalty Free
E-mail This Article | Printer-Friendly Page |