Synfora introduces Aspen architecture
EE Times: Synfora introduces Aspen architecture | |
Dylan McGrath (04/19/2005 8:54 PM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=160905423 | |
SAN FRANCISCO Synfora Inc. has introduced a configurable embedded processor designed to drive application engines that implement key functionality in system-on-chips (SoCs). Synfora said the configurable embedded processor, known as the Aspen architecture, would be a major component of the company's second applications engine synthesis product, which is due out sometime this year. In March 2004, Synfora (Mountain View, Calif.) introduced its first applications engine synthesis tool, Pico Express, calling it the industry's first "algorithm-to-tapeout" synthesis tool. The Pico Express technology is based on Hewlett Packard Co.'s research labs' Program In, Chip-Out (Pico) project. Synfora said application engine synthesis is designed for the complex algorithms typically found in multimedia, imaging, wireless and security applications. Applications engine synthesis willleverage the Aspen processors, integrated with networks of hardware accelerators, to cut the cost and time required for SoC design by at least 50 percent, the company said. The company said the initial release of the Aspen architecture would support a wide range of capabilities across many applications with different power, price and performance points. "The Aspen architecture represents a major milestone in Synfora's development of application engine synthesis for SoC and system-level design," said Synfora CEO Simon Napper, in a statement. Synfora plans a demonstration of the Aspen architecture during the upcoming Design Automation Conference, June 13-17, in Anaheim, Calif.
| |
- - | |
Related News
- CEVA Introduces New AI Inference Processor Architecture for Edge Devices with Co-processing Support for Custom Neural Network Engines
- Verne Global introduces Arm architecture via Marvell ThunderX2 processor-based servers to hpcDIRECT
- MIPI Alliance Introduces MIPI Discovery and Configuration (DisCo) Base Architecture and Class Specifications
- Marvell Introduces Industry's First Hyper-Scale Quad ARM Cortex-A72 and Dual Cortex-A53 Based Chips on Marvell's Revolutionary MoChi and FLC Architecture
- Sonics Introduces Semiconductor IP Industry's First Power Management Solution Combining Fine-Grain Partitioning and Autonomous Control
Breaking News
- Arm revenues up 47%; shares fall
- Sondrel awarded new Video Processor ASIC design and supply contract for a leading provider of High-Performance Video systems
- X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
- Softbank reported to be in talks to buy Graphcore
- VESA Elevates PC and Laptop HDR Display Performance with Updated DisplayHDR Specification
Most Popular
- Synopsys Enters Definitive Agreement to Sell its Software Integrity Business to Clearlake Capital and Francisco Partners
- Fabless semiconductor startup Mindgrove launches India's first indigenously designed commercial high-performance MCU chip
- sureCore announces successful tape-out of cryogenic IP demonstrator
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
- Announcing Availability of Silicon-Proven 12bit 1Msps SAR ADC IP Core for Whitebox Licensing with Royalty Free
E-mail This Article | Printer-Friendly Page |