RSA-ECC Public Key Accelerator Engine, 2K ops/sec, DPA Resistant
Using a "DSP-free" design for VOIP-enabled end-points
While ever-increasing volume demands help to drive some economies of scale, OEMs and ODMs are also looking to minimize product costs without sacrificing features or call quality.
VoIP end-points have been traditionally designed using a “tandem processor” architecture, which includes both a general-purpose applications processor and a DSP (Figure 1). The DSP handles the packet voice processing (voice encode/decode, tone generation and detection, echo cancellation, noise reduction, etc.), while the applications processor manages the VoIP call control protocol and user interface. This architecture has a number of drawbacks when attempting to address the design requirements of high-volume, low-cost VoIP end-points. For example: the need for both an applications processor and a DSP adds cost to the overall product; two discrete devices have a larger footprint than a single device; and the tandem processor architecture increases the overall power consumption.
Related Articles
- Cutting Costs But Not Performance for VoIP-Enabled End-Points
- DSP-Free, WiFi Handset Could Unlock VoIP Market
- Free the Gadgets "Wireless Charging"
- Sensor Interface - Analogue Front End Family "From the Real World to the Digital Word"
- Three Major Inflection Points for Sourcing Bluetooth Intellectual Property
New Articles
- The Rise of RISC-V and ISO 26262 Compliance
- Synopsys 3DIO Solution for Multi-Die Integration (2.5D/3D)
- SoC NoCs: Homegrown or Commercial Off-the-Shelf?
- From a Lossless (~1.5:1) Compression Algorithm for Llama2 7B Weights to Variable Precision, Variable Range, Compressed Numeric Data Types for CNNs and LLMs
Most Popular
E-mail This Article | Printer-Friendly Page |