Intrinsic ID QuiddiKey® 300 - World's First PSA Certified Level 3 RoT Component IP
Carbon, CoWare link RTL to SystemC
EE Times: Latest News Carbon, CoWare link RTL to SystemC | |
Richard Goering (06/29/2004 7:00 PM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=22102875 | |
SAN JOSE, Calif. Claiming that co-simulation between a SystemC simulator and an event-driven RTL simulator is no longer needed, EDA startup Carbon Design Systems has announced that its DesignPlayer hardware and software validation modeling system works in CoWare's ConvergenSC SystemC simulation environment. Carbon also joined CoWare's CoTeam partnership program. The link allows users to validate RTL versions of their designs in CoWare's SystemC simulation environment. It thus makes it possible to swap between architectural and RTL models, and to bring legacy IP into a SystemC simulation, according to representatives of both companies. Users feed Carbon's SpeedCompiler software synthesizable Verilog code, and the tool generates a high-performance engine called DesignPlayer that now includes an optional SystemC wrapper. Carbon claims DesignPlayer models are cycle and register accurate, and comparable in speed to designs running on hardware emulation. Thus, transferring designs into DesignPlayer models and running them with ConvergenSC will allow hardware engineers to quickly validate their RTL designs meet system specifications, and allow software engineers to get an early jump on validating software drivers, diagnostics and firmware, according to Carbon. |
Related News
- CoWare and ARM Partner to Enable Rapid Configuration of AMBA NIC-301 Network Interconnect-based SoC Designs in SystemC
- CoWare and EVE Link Electronic System Virtualization and Emulation for ARM AXI-based Systems
- CoWare and Carbon Announce CoWare Model Library Availability of Implementation-Accurate Models of ARM IP
- CoWare and Rambus Announce Unique ESL Architecture Design Environment for Rambus' XDR Memory Architecture
- CoWare Introduces First Ever Checkpoint / Restart Capability for Native SystemC Virtual Platforms
Breaking News
- Arm revenues up 47%; shares fall
- Sondrel awarded new Video Processor ASIC design and supply contract for a leading provider of High-Performance Video systems
- X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
- Softbank reported to be in talks to buy Graphcore
- VESA Elevates PC and Laptop HDR Display Performance with Updated DisplayHDR Specification
Most Popular
- Synopsys Enters Definitive Agreement to Sell its Software Integrity Business to Clearlake Capital and Francisco Partners
- Fabless semiconductor startup Mindgrove launches India's first indigenously designed commercial high-performance MCU chip
- sureCore announces successful tape-out of cryogenic IP demonstrator
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
- Announcing Availability of Silicon-Proven 12bit 1Msps SAR ADC IP Core for Whitebox Licensing with Royalty Free
E-mail This Article | Printer-Friendly Page |