Today's DSP Design Challenge - Power Efficiency
The most important design goal in new processor developments is power efficiency. With silicon implementation technologies scaling rapidly to 90nm and beyond, power consumption is a primary issue holding back SoC designers from integrating more functions on a single chip. In order to attack this problem when designing a new DSP, the best approach is a holistic one. This article will discuss how Synopsys and Phillips met the power efficiency challenge.
Click here to read more
Related Articles
- DSPs with PCI Express interface extend connectivity while improving performance and power efficiency
- Turbo encoders boost efficiency of a femtocell's DSP
- ARM's v6 balances power, efficiency
- High Speed, Low Power and Flexibility Drive DisplayPort's Increasing Popularity
- RISC-V's CPU Verification Challenge
New Articles
- The Rise of RISC-V and ISO 26262 Compliance
- Synopsys 3DIO Solution for Multi-Die Integration (2.5D/3D)
- SoC NoCs: Homegrown or Commercial Off-the-Shelf?
- From a Lossless (~1.5:1) Compression Algorithm for Llama2 7B Weights to Variable Precision, Variable Range, Compressed Numeric Data Types for CNNs and LLMs
Most Popular
E-mail This Article | Printer-Friendly Page |