Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Multimedia IP Journal Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Events Calendar Webcasts / Podcasts Online Bookstore

D&R Webcast / Podcast


"How to Evaluate and Choose Hard IP ?"


Moderated by:



Jim Lipman
Panelists:



Michael Kaskowitz
Senior Vice President
Semiconductor IP
Mosaid



Larry Morrell
VP, GM IP Products
Impinj Inc.



Kathy Werner
VSIA & Freescale



Brent Dichter
ARM



Mary Ann White
Virage Logic



Mike Kliment
Mentor Graphics

High-value IP, particularly high analog content IP, is usually made available as hard blocks, however, with no alteration allowed. Rather than simply running a synthesis routine to generate the physical-level implementation to test the IP, the user is faced with a much more complex evaluation problem. This panel will explore recently published methodologies to assist designers in making sound hard IP choices. Topics to be covered include vendor evaluation criteria, IP validation methods and post-sales support requirements.