TLM Peripheral Modeling for Platform-Driven ESL Design Using the SystemC Modeling Library

E-mail Save

Print Talkback

Related Article

Integrating a Multi-Vendor ESL-to-Silicon Design Flow Using SPIRIT
Nine reasons to adopt SystemC ESL design
Spirit compliant Platform Design using an IP Repository
System CoreWare Based Design using RapidChip Platform ASIC
IP Modeling and Reuse for SoC Design Using Standard Bus

Latest Articles

Silicon for better DTV tuning, PIP, speed and size
What's your sine? Finding the right algorithm for digital frequency synthesis on a DSP
Replacing obsolete video game circuits with Xilinx CPLDs
Low Power Transport Demultiplexer for ATSC and DVB Broadcast Format
EDA needs functional qualification

Most Popular (Updated Daily)

1 DesignTag: A Thermally Sensed Security Tag to Protect Chip Designs

2 How to calculate CPU utilization

3 EDA needs functional qualification

4 Replacing obsolete video game circuits with Xilinx CPLDs

5 FPGA design from scratch

See the Top 20 >>

by Tim Kogel, CoWare Inc., Solution Specialist

Abstract

This article provides an overview of a SystemC-based Transaction Level Modeling (TLM) methodology for the rapid creation of SoC platform models. First a brief overview of the ESL design tasks and the corresponding modeling requirements is given. The main topic is a methodology for the efficient creation of transaction-level peripheral models. Those are usually specific for a particular SoC platform and have to be created by the ESL user.

Click here to access this paper (PDF file)


	Add your Opinion

E-mail This Article Printer-Friendly Page

list: -1223988871.05 seconds
detail: 0.000240087509155 seconds
prov: 0.000329971313477 seconds
end_new