Headline (March 2008) Sign Up for SoC News Alert  |
 | |
 |
 |
|
Articles for the Week of Mar. 31, 2008
|
 |
 |
| |
Featured Article
Virtual Prototyping Environment for Multi-core SoC Hardware and Software Development This paper introduces a methodology based on Virtual Prototyping Environment, developed using simulation models of all the components of the target architecture. This methodology helps to fine-tune the hardware architecture as well as develop and debug the embedded-software. |
Additional Articles |
 |
|
HD video line buffering in FPGA |
 |
|
Reconfigurable radios, part 1: SDR architectures |
 |
 |
|
Articles for the Week of Mar. 27, 2008
|
 |
 |
| |
Featured Article
SystemC: Key modeling concepts besides TLM to boost your simulation performance Virtualization of SoC, ECUs and other electronic systems is used to explore (micro-)architectures at system level as well as to develop and verify software early in the design cycle. |
Additional Articles |
 |
|
A Different Path to IP Success: A Decade-Plus Delivering Cores the CAST Way |
 |
|
High-level parallel programming model simplifies multicore design |
 |
|
How to achieve design flexibility for free using Structured ASIC approaches |
 |
|
Chip design lacks system predictability |
 |
|
Software-Defined Radio Platforms |
 |
|
Strategies for minimizing Xilinx implementation tool runtimes |
 |
|
DSP system design, part 2: Critical design choices |
 |
 |
|
Articles for the Week of Mar. 20, 2008
|
 |
 |
| |
Featured Article
Automation in IP based SoC development: Case study of a media processor subsystem An IP based development methodology for building system-on-a-chip solution is described. The methodology is illustrated through a memory centric SoC architecture template intended for streaming data applications such as video and audio. |
Additional Articles |
 |
|
A 0.79-mm2 29-mW Real-Time Face Detection IP Core |
 |
|
Design for Low-Power Manufacturing Test |
 |
|
Multimode sensor processing using Massively Parallel Processor Arrays (MPPAs) |
 |
|
Multimedia display development for automotive and industrial apps speeded by FPGA-plus-IP platform |
 |
|
FPGA-based prototyping grows up |
 |
 |
|
Articles for the Week of Mar. 13, 2008
|
 |
 |
| |
Featured Article
Designing FPGA Based Reliable Systems Using Virtex-5 System Monitor The fast track development and 24x7 operations have put tremendous pressure on the servers, networking systems and communication equipments. It has become necessary that these systems should operate reliably irrespective of the change in external operating environment like the temperature, humidity, and power fluctuations or, on chip conditions like on-chip temperature, internal voltage levels etc. Measuring the reliability of these physical systems is must for every operational unit. |
Additional Articles |
 |
|
Real-World Reuse: RTL Recycling |
 |
|
Analysis: OMAP35x brings Cortex-A8 to the mass market |
 |
|
Evolving passive optical networks (PONs) demand FPGA design flexibility |
 |
|
Tutorial: The H.264 Scalable Video Codec (SVC) |
 |
|
Multi-core analysis made easy with the Nexus 5001 debug spec |
 |
 |
|
Articles for the Week of Mar. 06, 2008
|
 |
 |
| |
Featured Article
The good? The bad? The ugly? IP Perspectives from Vendor to SOC Designer While the IP landscape will always look different when seen through the eyes of SOC designers, integrators and IP vendors, these players gain a significant advantage if they see each others’ roles more clearly. This article explores the perspectives of three such players and their different ways of working with IP with an eye to making life with IP easier for everyone. |
 |
|
A Configurable HW/SW Platform for Video Application |
 |
|
Using FPGAs to avoid microprocessor obsolescence |
 |
|
Designing DSP-based motor control using fuzzy logic |
 |
|
Optimize inter-processor communication in dual baseband dual mode handsets |
 |
|
Identify your real IP |
 |
|
Useful design patterns for building embedded multicore systems |