Headline (March 2007) Sign Up for SoC News Alert  |
 | |
| |
| |
|
Articles for the Week of Mar. 29, 2007
|
| |
| |
| |
Featured Article
Practical Applications of Data Abstraction Techniques for Embedded Systems Debug
This paper will present in detail practical applications that illustrate the host of issues that hamper the debug of an embedded platform as well as methods to mitigate these problems. We will discuss the debug of a ''Network on Chip'' (NoC) communication mechanism, which while providing potential performance, power and interconnect flexibility gains for the target system, disguises implementation detail to a great degree. |
Additional Articles |
| |
|
Pragmatic Adoption of Formal Analysis |
| |
|
High Density FPGA Package BIST Technique |
| |
|
Using sub-RISC processors in next generation customizable multi-core designs: Part 1 |
| |
|
An Implementation Study on Fault Tolerant LEON-3 Processor System |
| |
|
Stacking up high-speed Bluetooth against Certified Wireless USB |
| |
| |
|
Articles for the Week of Mar. 22, 2007
|
| |
| |
| |
Featured Article
Hardware Implementation of a Combined Interleaver and DeInterleaver
The implementation of any Wireless Base band system as an IP is complex. One of the key components in the IP is the Interleave / DeInterleave process, which requires a careful implementation to obtain an optimal solution in terms of area and speed. The Interleave / DeInterleave process can consist of multiple stages and the approach of implementing these stages individually is not optimal. |
Additional Articles |
| |
|
XML-Based Assertion Generation |
| |
|
How programmable logic is finding its way into handsets |
| |
|
Take control of design data management |
| |
|
Nextreme Structured ASICs: An alternative for designing cost-optimized ARM926EJ processor-based embedded systems |
| |
|
A system-level verification flow for EDA |
| |
| |
|
Articles for the Week of Mar. 15, 2007
|
| |
| |
| |
Featured Article
An Overview of Secret Key and Identity Management for System-on-Chip Architects
The paper begins with a brief overview of techniques for identification and authentication then follows that with a discussion of technical means to implement them in a System-on-Chip (SoC). |
Additional Articles |
| |
|
Open Source FlexRay Communication: Time Triggered OS and FlexRay Communication Middleware |
| |
|
How to design a scalable OFDMA engine for WiMAX |
| |
|
Triple play - How FPGAs can tackle the challenges of network security |
| |
|
A Platform-Based Technology for Fault-Robust SoC Design |
| |
|
Techniques for debugging an asymmetric multi-core application: Part 2 |
| |
|
Advanced interconnects drive intelligent vision applications: Part 1 |
| |
| |
|
Articles for the Week of Mar. 08, 2007
|
| |
| |
| |
Featured Article
Making your UWB solutions ''Future Proof''
New technologies bring with them new opportunities as well as new uncertainties. In order to make best use of technology, one has to be prepared for today as well as for the future. This often involves tradeoffs between current opportunities and future potential. In this article, the effort is to illustrate a possible tradeoff one has to make while developing the solutions based on Ultra Wideband. |
Additional Articles |
| |
|
A High-Performance Platform Architecture for MIPS Processors |
| |
|
The basics of HD H.264 and next-generation encoding |
| |
|
Open source soft microprocessors promise a new era in embedded design |
| |
|
A Simple New Approach to Hardware Software Co-Verification |
| |
|
How to map the H.264/AVC video standard onto an FPGA fabric |
| |
|
Protecting IP in a Modern Design Flow |
| |
| |
|
Articles for the Week of Mar. 01, 2007
|
| |
| |
| |
Featured Article
Complex SoC Verification using ARM Processor
A verification environment with a mix of C tests for debugging (for embedded processor) and verilog test bench for monitors and automated checkers is used for successfully verification of an ARM based SoC design. This paper provides more detailed illustration that combines C (embedded test cases) and Verilog test bench for system level verification and also introduces verification techniques that helps in reducing verification time of SoC's . |
| |
|
How to improve design-level security with low-cost non-volatile FPGAs |
| |
|
Demystifying ESL for embedded systems designs |
| |
|
Use ESL synthesis techniques to replace dedicated DSPs with FPGAs |
